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A STATE ARCIIlTECTURE NOTATION SPECIFICATION OF THE
ELECTRONIC INDUSTRIFS ASSOCIATION RS-232-C
GENERIC INTERCHANGE CIRCUIT
Nelson E. Hastings, M.S.E.
Western Michigan University, 1994
The Electronic Industries Association (BIA) RS-232-C recommendation is an
interface specification which was introduced in August 1969 and presents a natural
language specification of a 25 pin binary serial data interface between a Data
Communication Equipment (DCB) and a Data Terminal Equipment (DTE). The
exchange of data signals between a DCB and a DTE ultimately provides the means
for DTEs to communicate on networks of DCEs interconnected by different
transmission mediums possibly over great distances. The exchange of data signals
between a DCB and a DTE occurs at an interface via interchange circuits.
In this thesis we will create a new specification of a generic BIA RS-232-C
interchange circuit using micro State Architecture Notation (µSAN), a formal general
system specification language. The µSAN specification developed will provide a
formal basis by which to understand, evaluate, and analyze the natural language BIA
RS-232-C generic interchange circuit specification. In addition, the merits of µSAN
as a specification tool will be tested and evaluated.
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ABBREVIATIONS, NOTATIONS, AND SYMBOLS
The abbreviations, notations, and symbols used throughout this thesis and a
brief explanation of each are presented in the following list. The reserved words of
State Architecture Notation (µSAN) are bolded. The reader can find a detailed
explanation of the µSAN notation in [ 1 O].

cont

continuous type

Real

the set of real numbers

static

static type

pulsed

pulsed type

and

logical AND operation

or

logical OR operation

MIN

minimum operation on a set of numerical values
n-th input signal range

Zn

n-th output signal range

alias

indicates another name for an input or output signal will follow

Integer

the set of integers

cs

the current state of a system

DS

the next state of a system

FNS

the next state function of a system
X
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FOUT

the output function in a system

s

the state set of a system

3

there exists

.:f.

such that

E

is an element of

•

star operator of a set

&

concatenation of

�

results in, implies

iff

if and only if

V

for all

'

is defined as
don't care
represents a discontinuity in the germ oc - function

[- .JOI

y,-,, V(1), V(2) , •••• ]

Taylor series germ representation of the function v at an
oc - point

the n-th derivative of the function v
Dir(v)

direction of simple germ function v (positive, negative, or zero)

GT(T, t)

set of all elements in T greater than t

(H)

the generic abstract value of logical high

(L)

the generic abstract value of logical low

B

busy
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NB

not busy

null

represents the abstract value of no germ

FSM

Finite State Machine

DSM

Discrete State Machine

Vxdrivcr

driver interface voltage

Vx-

sensor interface voltage

�

positive driver enter time

Tpc1mtcr

set of all positive driver enter times

�

positive driver exit time

Tpdwt

_set of all positive driver exit times

[�,�

positive driver transition domain

�

negative driver enter time

Tlldalter

set of all negative driver enter times

1-z.

negative driver exit time

Tlldexit

set of all negative driver exit times

[�,�

negative driver transition domain

1,-rcr

positive sensor enter time

Tpea11r1

set of all positive sensor enter times

l,-it

positive sensor exit time

Tpecm

set of all positive sensor exit times
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[t,..- , t,_J

positive sensor transition domain

t___

negative sensor enter time

TIIICllllr.r

set of all negative sensor enter times

1-it

negative sensor exit time

T..a

set of all negative sensor exit times

[t....r.r,

t..cu]

negative sensor transition domain

RL

load resistance

Ro

source resistance

C0

source capacitance

CL

load capacitance

Cr

total capacitance

Bi.

load voltage

vO

driver voltage

vdnaile

noise voltage at the driver interface

vID0UC

noise voltage at the sensor interface

v01pcc

germ of the driver voltage (V0)

Vxdapec

germ of the driver interface voltage (Vxc1rMz)

Vxupec

germ of the sensor interface voltage CVx__,..)

T

period of a signal

T.,_ldcJay.,(v •)

set of all driver transition domains in v •
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Tllln!Mdom,m(v ·)

set of all sensor transition domains in v •

length

length domain operation

In Data

static binary input signal of (Interchange_Circuit)

Out Data

static binary output signal of (Interchange_Circuit)

Busy

static binary output signal of (Interchange_Circuit)

Error

pulsed output signal of (Interchange_Circuit)

t_.

current time

1-it

initial value of a time domain

t,..i

final value of a time domain

[1-it,

U

a time domain

v0meu

measured value of the driver voltage

vXdmcu

measured value of the driver interface voltage

V<npc,cSet •

set of valid driver voltage time functions

Vxdlpcc:Set •

set of valid driver interface voltage time functions

V01pccNonAd •

set of valid non-adaptive driver voltage time functions

V01pccAd •

set of valid adaptive driver voltage time functions

Pl!lcctrical_ModeJSet

set of valid parameter arrays

Pl!lcctrical_ModeJSetAD
Pl!lcctrical_Model

set of valid adaptive parameter arrays

parameter array
germ of the noise for the driver interface voltage (VdaoiaJ
XlV

Abbreviations, Notations and Symbols-Continued
germ of the noise for the sensor interface voltage (V�
B•

�-

behavior set
behavior set for the adaptive case
behavior set for the non-adaptive case
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CHAPTER I
INTRODUCTION
A network user shares information and resources with other network users by
connecting to the network. A network user connects to the network at an interface
between a Data Terminal Equipment {DTE} and a Data Communication Equipment
(DCB). · DTEs and DCEs made by different manufacturers of communication
equipment are not generally able to successfully interface with each other unless they
are compatible both physically and logically. To facilitate the design and fabrication
of compatible DTEs and DCEs, often a formal standard is developed. One of the
first DTFJDCB interface standards to be developed was RS-232 because of the
telephone companies need for communication equipment from different manufacturers
to connect to the telephone network without compromising telephone service [5]. In
1969, RS-232 was developed cooperatively by Electronic Industries Association
(BIA), Bell Laboratories, and manufacturers of communication equipment to solve
the interfacing problems between a DTE and a DCB.
An example of a single hop network consisting of two DTEs and DCEs is
shown in Figure 1 (all Figures appear in Appendix B). In the example, the network
has two users with the DTE to DCE interfaces specified as RS-232.

At each

interface, the DTE and DCE interact with each other via data and control signals.
The control signals coordinate the interaction between the DTE and DCE at an
1

2
interface. The data signals from the DTE to DCE contains the information which
one user of the network is willing to share with the other network user. The data
signals from the DCE to DTE contains information which is received over the
network connection from one network user to the other.
The exchange of data and control signals across· the DTE and DCE interface
occurs using interchange circuits [15]. In general when defining an interface, a
specification must cover the following four basic areas:
1. The mechanical specification must clarify how the DTE and DCE will
physically be connected.
2. The electrical specification describes the voltage and timing requirements
for the interface.
3. The functional specification defines the role each of the interchange circuit
will play (data, timing, control, etc.).
4. The procedural specification defines the protocol which will be used by
the interface.
The specification of the four basic areas can be done using various
specification languages. Some of the common specification languages are natural
language, Format and Protocol Language (FAPL) [8], and Very High Speed
Integrated Circuit Hardware Description Language (VHDL) [9].
The

Electronic

Industries

Association

(EIA)

RS-232

series

of

recommendations is the most common interfacing used in the United State [15]. The
EIA RS-232 recommended standards provides for the capabilities of several different

3
types communication services.

Some examples might be asynchronous or

synchronous transmission, primary and secondary channels, and full or half duplex
communication over the channels. The EIA RS-232-C recommendation specifies a
25 pin binary serial interface between the DTE and DCB. The EIA RS-232-C
specification uses natural language plus a circuit schematic to specify the mechanical,
electrical, functional, and procedural areas of an interface.
An objective of this thesis is to develop a specification of the EIA RS-232-C
generic interchange circuit using micro State Architecture Notation (µSAN) [10].
µSAN is a formal general specification language used to specify system behavior and

was developed to address the problem of ambiguities which arise in natural language
specifications. The specifications described by µSAN are at an abstract level leaving
specific implementation decisions to the implementer. The mathematical rigor of
µSAN leads to sounder specifications and allows for analysis resulting in properties

(theorems) which can be mathematically proven.
In this thesis, we will introduce some µSAN notation and conventions which
will be used in the formal µSAN specification. A complete reference and tutorial on
µSAN can be found in [10]. In addition to the new µSAN specification of the RS-

232-C generic interchange circuit, we will identify inadequacies and ambiguities of
the original natural language specification. The new specification will be more
straight forward than the original natural language specification and will lead to the
easier understanding of the RS-232-C generic interchange circuit specification. The
merits of µSAN as a specification tool will be demonstrated and evaluated by

4

comparing the resulting µSAN specification with the original natural language
specification. The remaining chapters and appendices in the thesis are as follows:
Chapter II. An Overview of the EIA RS-232-C Recommended Standard. The
chapter presents a general overview of the EIA RS-232-C recommended standard and
the area of the recommendation to be specified in the thesis.

m.

A Formal Specification of the EIA RS-232-C Generic

Interchange Circuit.

The chapter presents the formal µSAN RS-232-C generic

Chapter

interchange circuit specification based on the EIA RS-232-C description of a generic
interchange circuit.
Chapter IV. Ambiguities, Incompleteness, and Inadequacies Found in the EIA
RS-232-C Natural Language Generic Interchange Circuit Specification. The chapter
highlights the ambiguities, incompleteness and inadequacies in the EIA RS-232-C
natural language generic interchange circuit as revealed by the formal µSAN
specification given in Chapter m.
Appendix A. Electronic Industries Association Standard RS-232-C: Interface
Between Data Terminal Equipment and Data Communication Equipment Employing
Serial Binary Data Interchange. This appendix contains a copy of the original EIA
RS-232-C natural language specification for the reader's cross-reference use.
Appendix B. Figures.

CHAPTER II
AN OVERVIEW OF EIA RS-232-C RECOMMENDED STANDARD
The version of the EIA RS-232 series of recommendations that will be used
as a reference throughout this thesis is the EIA RS-232-C which was released in
August 1969, hereafter referred to simply as RS-232-C. RS-232-C was selected to
be used in this thesis because the recommended standard is an accepted and well
known interface in the United States. In addition, the recommendation is not under
development so it will not be changing during the development of the µSAN
specification presented in this thesis. The fact that RS-232-C addresses both analog
(electrical) and digital (logical) areas in its specification makes it a good test of a
specification language's abilities. A specification language should be able to handle
both analog and digital areas equally well.
RS-232-C describes a 25 pin binary serial interface between a DTE and a
DCE. The 25 pins of the interface operate in parallel to enable the DTE and DCB
to interact with each other. The logical signal on each of the pins is binary. RS-232C specifies the electrical, mechanical, functional, and procedural characteristics of
the interface using natural language and a circuit schematic. Since RS-232-C was
released in 1969 two more versions of EIA RS-232 have been presented, EIA RS232-D and BIA RS-232-E which were released in 1987 and 1991, respectively. The
approach of the thesis will be from the point of view that only RS-232-C exists and

5
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no other refinement of this recommendation is available. However, as part of the
exercise, newer versions of RS-232 will be referenced to clear up.any ambiguities or
inconsistencies found in RS-232-C.

For example, one of the main differences

between the EIA RS-232-D and RS-232-C is that a physical connector has been fully
specified in EIA RS-232-D. In RS-232-C, the only things mentioned about the
physical connector is that the female connector will be associated with the DCE, the
male connector will be associated with the DTE, and the length of the cable between
the two connectors is unspecified except that the resulting capacitance of the load
capacitor and the cable capacitance should be less than 2500 pf (see RS-232-C, p. 8,
ln. 3). The configuration of the pins in the connecter or the shape of the connector
are two issues not mentioned in RS-232-C. Therefore, no µSAN specification of the
physical adapter will be given except to say there is a 25 pin adapter with each pin
associated with an interchange circuit or ground.
Figure 2 shows a general configuration of the 25 pin interface of RS-232-C
including the function and interchange circuit type assoc�ted with each pin. Two of
the pins are classified as ground pins which provide a common and protective ground
for the DTE and DCE. The remaining 23 pins carry voltage values that convey the
data, control, and timing information between the DTE and DCE. A full listing of
the pin number assignments for the 25 interchange circuits and grounds in addition
to the interchange circuit's name, function, and type is given in Table 1. The
function, acronym, and a brief description of the interchange circuits and grounds can
be found in Table 2.
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Table 1
Relationship Between Pin Number, Circuit Name, Function, and Interchange
Circuit Type for an RS-232-C Interface
Pin

Number

Circuit
Name

1

AA

Protective Ground

Ground

2

BA

Transmitted Data

Data

3

BB

Received Data

Data

4

CA

Request to Send

Control

5

CB

Clear to Send

Control

6

cc

Data Set Ready

Control

7

AB

Signal Ground

Ground

8

CF

Received Line Signal Detector

Control

Function

9

Reserved for Data Set Testing

10

Reserved for Data Set Testing

11

Unassigned

12

SCF

Secondary Received Line Signal
Detector

Interchange
Circuit Type

Control

8
Table I-Continued
Function

Interchange
Circuit Type

Pin
Number

Circuit
Name

13

SCB

Secondary Clear to Send

14

SBA

Secondary Transmitted Data

Data

15

DB

Transmitter Signal Element
Timing DCE Source

Timing

16

SBB

Secondary Received Data

17

DD

Receiver Signal Element Timing
DCE Source

Control

Data
Timing

Unassigned

18

19

SCA

Secondary Request to Send

Control

20

CD

Data Terminal Ready

Control

21

CG

Signal Quality Detector

Control

22

CE

Ring Indicator

Control

23

CH/Cl

Data Signal Rate Selector
DTE/DCE Source

Control

24

DA

Transmitter Signal Element
Timing DTE Source

Timing

25

Unassigned
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Table 2
The Function, Acronym, and Description of the Defined Interchange Circuits
of an RS-232-C Interface
Function

Acronym

Descriptio�

Protective Ground

PG

Grounds the equipment to earth
ground.

Transmitted Data

TD

Transfers data for transmission from
the DTE to the DCE.

Received Data

RD

Transfers received data from the
DCE to the DTE.

Request to Send

RTS

Signals the DCE that the DTE has
data ready to transmit.

Clear to Send

CTS

Indicates to the DTE that the DCE is
ready to transmit data.

Data Set Ready

DSR

Indicates to the DTE that the DCE is
connected to a communication
channel, not in a test, talk or dial
mode, and any timing or answer
functions have been completed.
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Table 2-Contimied
Function
Signal Ground

Acronym

Description

SG

Provides the reference ground for all
the interchange circuits.

Received Line Signal
Detector

RLSD

Indicates to the DTE that the DCE is
receiving a signal within the
predefined criteria.

Secondary Received
Line Signal Detector

SRLSD

Same as Received Line Signal except
for secondary channel.

Secondary Clear to
Send

SCTS

Same as Clear to Send except for
secondary channel.

Secondary Transmitted
Data

STD

Same as Transmitted Data except for
secondary channel.

Transmitter Signal
Element Timing
(Source DTFJDCE)

TSET

Provides the DCFJDTE with the
timing information from DTFJDCE
for the signal on Transmitted Data.

Secondary Received
Data

SRD

Same as Received Data except for
secondary channel.
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Table 2-Continued
Function

Acronym

Description

Receiver Signal
Element Timing
(Source DCE)

RSET

Provides the DTE with the timing
information from DCE for the signal
on Received Data.

Secondary Request to
Send

SRTS

Same as Request to Send except for
secondary channel.

Data Terminal Ready

DTR

The DTE signal used to indicate
that the DCE should connect to the
communication channel.

Signal Quality
Detector

SQD

Indicates the probability of error in
the received data to the DTE from
DCE.

Ring Indicator

RI

Data Signal Rate
Selector
(DTFJDCE Source)

DSRS

Signals the DTE that the DCE
detects a ringing signal on the
communication channel.
Indicates the data signaling rate to be
used.
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RS-232-C actually describes only 22 of the 25 pins in the specification. The
undefined pins have been left unspecified so that they could be used in later revisions
of the specification. Two pins (9 and 10) are used for testing operation of the DTE
and DCE. A full complement of the remaining 20 pins_ may not be required at the
interface depending on the type of communication services being used or available.
The diff�rent types of communication services supported by RS-232-C are
transmit only, receive only, half duplex, and duplex service on a single channel or
using primary and secondary channels. Both asynchronous and synchronous
transmission is supported. RS-232-C incorporates data signal rates between z.ero and
20,000 bits per second (see RS-232-C, p. 3, ln. -4). The RS-232-C specification
includes thirteen configurations for the different types of common communication
services and one configuration reserved for services not covered by the other
configurations. The different configurations are designated by a letter between A and
M with Z being given to the uncovered configurations (see RS-232-C, p. 21). The
required interchange circuits for the different specified configurations are given on
page 22 of RS-232-C.
All of the interchange circuits used by an RS-232-C interface must follow
specified electrical characteristics which are found in section 2 of the
recommendation. The notion of specifying a generic interchange circuit can be used
because all of the interchange circuits must follow the same electrical specifications
defined by RS-232-C. Each of the 23 specific interchange circuits are specific
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instantiations of the specified generic interchange circuits.

The thesis will now

proceed to develop a µSAN specification of the RS-232-C generic interchange circuit
based on the electrical characteristics specified in RS-232-C.

We will not be

concerned about the mechanical, functional, or procedural aspects of RS-232-C
except when they have some influence on the generic ·interchange circuit. The next
chapter will define the scope of the RS-232-C generic interchange circuit to be
covered by this thesis and give its complete µSAN specification.

CHAPTER ID
A FORMAL SPECIFICATION OF EIA RS-232-C
GENERIC INTERCHANGE CIRCUIT
Overview of the Generic Interchange Circuit
A generic interchange circuit is the means by which an interface uses an
electrical signal to exchange data, control, or timing signal between a DTE and a
DCB.

A RS-232-C interface utilizes a maximum of 19 out of the 20 defined

interchange circuits at an interface (see Figure 3). An interchange circuit conveys
information in one direction from the DTE to DCE or vice versa. The higher level
components (the DTE_Mgr in a DTE and the DCE_Mgr in a DCE) use the
information from the interchange circuits to allow the DTE and DCE interact at an
interface and the DTE user to communicate on the network of DCEs. The specific
operation of the higher level components (DTE_Mgr/DCE_Mgr) is outside the scope
of this thesis.
Each of the specific interchange circuits shown in Figure 3 is specified in RS232-C by one general (generic) interchange circuit. Each of the interchange circuits
of an interface is a specific instance (instantiation) of the general interchange circuit
specification.
The µSAN generic interchange circuit presented in this chapter is based on the
general interchange circuit specification in Section 2 of [2]. A block diagram of the
14
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µSAN generic interchange circuit, (Interchange_Circuit), is shown in Figure 4.

RS-232-C has left the interface of the generic interchange circuit unspecified in the
natural language specification. The interface described for the (Interchange_Circuit)
was created by the thesis to capture the purpose of the generic interchange circuit
which is to transfer user data signals. The interface· of (Interchange_Circuit) has
one input signal (ln_Data) and three output signals (Out_Data, Busy, and Error).
In_Data and Out_Data convey user information entering and leaving
(Interchange_Circuit), respectively. ln_Data and Out_Data can have the static
values of (H) (generic high) or (L) (generic low). A mapping of the generic
signal values

to

RS-232-C signal values is based on the

type

of interchange circuit

that is referenced (see Table 3).
Table 3
Mapping of the Generic Interchange Circuit Signal Value
to a RS-232-C Interchange Circuit Signal Value
Generic
Signal
Value

Data Interchange
. Circuit
(Binary State)

Timing
Interchange
Circuit

Control
Interchange
Circuit

(L)

Marking (1)

OFF

OFF

(H)

Spacing (0)

ON

ON

Busy and Error convey information from (Interchange_Circuit)

to

the source

of In_Data to help prevent information loss. Information may be lost due to the time
required by (Interchange_Circuit) to change the value of Out_Data when the value
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of In_Data changes. Busy has static values to indicate that a value change of In_Data
might cause information to

be

lost (B) or not (NB). Error is used to indicate that

information has been lost by giving a pulsed output error signal. Information will be
lost if the value of In_Data changes faster than (Interchange_Circuit) can change
the value of Out_Data. By providing the Busy and· Error signals, the generic
interchange circuit provides information the higher level components (DTE_Mgr and
DCE_Mgr) can use to help prevent information loss.
(Interchange_Circuit) can

be

refined into the following subsystems:

(V0_Controller), (Electrical_Model), and (Vx...Sensor) (see Figure 5).

A

detailed specification of each subsystem in (Interchange_Circuit) will be presented
in the remaining portion of this chapter.

The thesis will introduce the

(Electrical_Model) subsystem followed by an electrical analysis of the model. The
results of the electrical analysis will be used to give a detailed specification of
(V0_Controller) and (Vx...Sensor).
(Electrical Model)
(Electrical_ Model) describes the equivalent electrical circuit to be used by
(Interchange_Circuit). (Electrical_Model) takes an abstract real input germ value
V01pcc(t) from the input signal V01pcc and converts it into a voltage source V0(t) with
the same germ magnitude characteristics. V0(t) is applied to the specified electrical
circuit resulting in two electrical output signals from specific nodes of the electronic
circuitry, Vx-(t) and Vxdrivcr(t). The two electrical output signals are a result of the
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circuit behavior and noise inducted by the electromagnetic fields in the environment
of the electrical circuit. The noise components, v__(t) and VdDoilc(t), will generally
be different depending on where in the electrical circuit the electromagnetic fields
induce currents. The electrical output signals from the circuit are presented as the
abstract real output germ values Yxapcc(t) and Yxdlpcc(t) on the output signals VXapcc
and VXdlpcc from (Electrical_Model) , respectively.

A detailed description of

(Electrical_Model) is presented in Figure 6 and is derived from Figure 2.1 on page
5 of [2].

A combination of the source resistance

<Ro),

source capacitance (C0), load

resistance (RJ, load capacitance (CJ, and load voltage (BJ will specify a specific
instantiation of (Electrical_Model) . A parameter array, �_Model =
CL,

<Ro,

C0 , RL,

EJ, is introduced to represent a specific combination of the above electrical

parameters. RS-232-C specifies rules which restricts the ranges of the parameters in
the array. A full listing of each parameter rule, RS-232-C rule reference, a brief rule
description, and the figure containing the formalized of the natural language rule is
given in table 4.

PPJcctrical_ModdSet, the set of valid parameter arrays, for

(Electrical Model) can be derived using the RS-232-C parameter rules (see Figure
12). The parameter array and valid set of possible parameter arrays will be used in
this thesis to help develop the behavior set of (V0_Controller) .
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Table 4
The RS-232-C Rules for the Parameter Array of (Electrical_Model)

Parameter
Rule

Page and Line
Reference in
RS-232-C

+1

Figure Number
of Formal
Representation

Description

Figure 7

Source resistance (Ro)
shall not be less than
300 0 when the driver
voltage (V0) is zero.

Page 6, Line -14

Figure 8

Load resistance (RJ
shall not be less than
3000 0 when the
driver voltage is
between -25V and
25 V

Maximum
Load
Resistance

Page 6, Line -12

Figure 9

Load resistance (RJ
shall not be more than
7000 0 when the
driver voltage has a
magnitude between
3 V and 25 V

Maximum
Load
Capacitance

Page 6, Line -11

Figure 10

Load capacitance (CJ
shall not be more than
2500 pf.

Load
Voltage
Range

Page 6, Line -9

Figure 11

Load voltage (BJ
shall not be more than
2V in magnitude.

Minimum
Source
Resistance

Page 7, Line

Minimum
Load
Resistance
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Analysis of (Electrical_Model)
An electrical analysis of the electrical circuit in (Electrical Model) is
presented. The result of the electrical analysis will yield the relationship between the
driver voltage V0(t) and the driver interface voltage. Vx�t). The relationship
developed in this section will be used to help specify the behavior of
(V0_Controller). A reduced circuit diagram of (Electrical_Model) is shown in
Figure 13 and will be used as the basis for the analysis of (Electrical_Model).
The interface voltage V1(t) across the total capacitance of the electrical circuit
can be written in terms of Yxdrivcr(t) and Vc1ncue(t) or Vx--(t) and Vmoue(t) resulting
in (1) and

(2),

respectively.

(1)
(2)

Using Kirchhofr s Current Law,

(3)

Component equations determine the currents in terms of V0(t), Vi(t), Ei.(t),
and

Cr-, (4), (5), and (6).

Ro, RL,
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(4)

(5)

v1 (t) +EL
v1 (t) - (-E
L)
=--=--I 2 (t) =-----,RL
RL

(6)

Substituting (4), (5), and (6) into (3) yields
(7)

Now (7) will be simplified to get V0{t) in terms of Ro, RL,

Cr, and V1(t).

RoEL
RoVi(t)
+V I (t) V 0 (t) =R 0 CT �
dt V I (t) +
RL
RL

(9)
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(10)

(11)

Finally, the relationship between the driver voltage V0(t) and the driver interface
voltage V�t) can be derived by substituting (1) into (11) resulting in (12).

(12)

The driver voltage V0(t) can be seen to be a time function of the previously
defined parameter array, �_Modch driver interface voltage VxcmvcrCt), and the noise
associated with the driver interface voltage Vdnoilc(t).
The germ representation of a time function will be introduced and applied to
the derived relationship between the driver voltage and driver interface voltage.

µSAN represents a time function by what is known as the germ of a function. The
germ uses the Fourier, Taylor, or polynomial information of a time function at a
given point in time to represent the function. In this thesis, the germ value of a time

function is the array of all time derivatives of the function. A detailed treatment of
germ concepts and notation is outside the scope of this thesis however a tutorial on
can be found in [10].
The general germs in Taylor form of the driver voltage, driver interface
voltage, sensor interface voltage, load voltage, noise ·voltages associated with the
driver and sensor interface voltages are given in (13), (14), (15), (16), (17), and (18),
respectively. The superscripts of the elements in the Taylor germ indicate the n-th
derivative of the specific function.
v01pec (t) =[V� (t), v� (t), v� (t), ••••• l

(13)

Vxupcc (t) =[V� (t), v}l� (t), vfupcc (t) , ••••• J

(15)

ELapcc ( t) = [ E� ( t) , O, O, O, ••••• ]

(16)

vc1mpcc (t) =[V� (t) , v� (t) , vf.c (t), ••••• J

(17)

Vmapec (t) =[V!'.cc(t), V�(t), v:_(t), ••••• ]

(18)
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The germs V01pec(t), VXdlpcc (t), Bi.c(t), and Vdmpc,c(t) can be substituted into (12) for
V0(t), VXdrivcr(t), Ei,(t), and Vdnoilc(t) respectively, yielding the result shown in (19).
[V�(t),V�(t),V�(t),••••• ]=

(2)
)
(1)
+Ro<;[Vxdlpcc
(t),Vxdlpcc
(t),••••• ]
(t ) ,VXdlpcc
(3

-Ro<;[V�(t),vf._:(t),V�(t), ••••• ]

(19)

Ro (0)
+-(E1.1pec
(t),0,0, ••••• ]
RL

The germ V01pec(t) can be reduced to the equations specified by (20) and (21) where
n represents the n-th derivative of the germ.

When n
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= 0,

(20)

V n > 0,

(21)

The germ of the driver voltage V01pcc(t) can be seen to be a time function of the
previously defined parameter array,

PmcctricaJ_Modeh

the germ of driver interface voltage

Vxc11pcc(t), and the germ of the noise associated with the driver interface voltage
Vc1mpc,c(t).
The derived relationship between the driver voltage and driver interface voltage
presented in (12), (20), and (21) will be used to help specify the behavior of
(V0_Controller) . A discussion of the RS-232-C definitions and constraints about
the driver voltage V01pcc(t) and driver interface voltage VXdlpcc(t) will be required
before the derived relationship can be used in the specification of (V0_Controller)
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and its behavior.
RS-232-C Definitions and Rules for the Driver Voltage , Driver
Interface Voltage, and Sensor Interface Voltage
RS-232-C specifies constraints and rules for the_driver voltage, driver interface
voltage, and sensor interface voltage. This section will formali7.e the RS-232-C
natural language definitions and rules of the driver voltage, driver interface voltage,
and sensor interface voltage. The application of the fonnaliud constraints and rules
combined with the constraints on the parameter array,

�_Madeh

will restrict the

behavior of (V0_Controller) .
The only direct RS-232-C rule for the driver voltage V01pcc(t) is its magnitude
not exceed 25V (see Figure 14) (RS-232-C p. 7, ln. +5). However, the direct RS232-C rules for the driver and sensor interface voltages will indirectly apply to the
driver voltage via the relationship derived between the driver voltage, driver interface
voltage and sensor interface voltage. An example of a direct RS-232-C driver and
sensor interface voltage rule is that the slope of driver and sensor interface voltages
shall not exceed 30 V/µ.s in magnitude (see Figure 15 and 16, respectively) (RS-232C p. 7, ln.- 8 ). More direct RS-232-C rules for the driver and sensor interface
voltages are defined based on a mapping of the values of the driver and sensor
interface voltages to an associated RS-232-C interchange circuit values. The mapping
of the driver and sensor interface voltage values to RS-232-C interchange circuit
values are contained in Table 5. Table 5 shows the RS-232-C interchange circuit

value, the RS-232-C reference for the mapping , the figure number of the formal
representation, and a brief natural language description of mapping.
Table 5
Mapping of the Interface Voltage Values to RS-232-C
Interchange Circuit Signal Values
RS-232-C
Interchange
Circuit Signal
Value
Sensor
marking

Page and Line
Reference in
RS-232-C

Figure Number
of Formal
Representation

Page 5, Line - 6

Figure 17

Sensor interface
voltages less than -3V
are considered as
marking for control
interchange circuits.

Sensor OFF

Page 6, Line +5

Figure 18

Sensor interface
voltages less than -3V
are considered as OFF
for data and timing
interchange circuits.

Sensor
spacing

Page 5, Line - 6

Figure 19

Sensor interface
voltages greater than
-3V are considered as
spacing for control
interchange circuits.

Sensor ON

Page 6, Line +5

Figure 20

Sensor interface
voltages greater than
-3V are considered as
ON for data and
timing interchange
circuits.

Description
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Table 5--Continued
RS-232-C
Interchange
Circuit Signal
Value

Page and Line
Reference in
RS-232-C

Figure Number
of Formal
Representation

Sensor
Transition
Region

Page 5, Line -2

Figure 21

Sensor interface
voltages between -3V
and 3V are considered
in the transition
region.

Driver
marking

Page 5, Line - 6
and
Page 23, Line + 12

Figure 22

Driver interface
voltages less than -5V
are considered as
marking for control
interchange circuits.

Driver OFF

Page 6, Line +5
and
Page 23, Line + 12

Figure 23

Driver interface
voltages less than -5V
are considered as OFF
for data and timing
interchange circuits.

Driver
spacing

Page 5, Line - 6
and
Page 23, Line + 12

Figure 24

Driver interface
voltages greater than
-5V are considered as
spacing for control
interchange circuits.

Driver ON

Page 6, Line +5
and
Page 23, Line + 12

Figure 25

Driver
Transition
Region

Page 5, Line -2
and
Page 23, Line + 12

Figure 26

Driver interface
voltages greater than
-5V are considered as
ON for data and
timing interchange
circuits.
Driver interface
voltages between -5V
and 5V are considered
in the transition
region.

Description
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From the above RS-232-C definitions, RS-232-C specifies rules directly
concerning the driver and sensor interface voltages when their values are in the
transition region. In order to formalize the RS-232-C natural language transition
region rules, the thesis will define the set function GT(t, T) and following sets:
positive driver enter and exit times, positive sensor enter and exit times, positive
driver transition domains, positive sensor transition domains, negative driver enter
and exit times, negative sensor enter and exit times, negative driver transition
domains, negative sensor transition domains, all driver transition domains, and all
sensor transition domains (see Figures 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, and
37, respectively). Finally, the germ operator DIR(x(t)) which gives the direction of
a germ is defined (see Figure 38). The direct RS-232-C transition region rules for
the driver and sensor interface voltages are listed in Table 6. Table 6 shows the
transition region rule, the RS-232-C reference of the rule, the figure number of the
formal representation, and a brief natural language description of the rule.
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Table 6
List of RS-232-C Transition Region Rules for
Driver and Sensor Interface Voltages
Transition
Region
Rule

Page and Line
Reference in
RS-232-C

Figure Number
Description
of Formal
Representation

Driver
Transition
Domain Slew
Rate Rule for
Control
Interchange
Circuit

Page 7, Line - 13

Figure 39

For control
interchange circuits,
the driver interface
voltage shall pass
through the transition
region within 1
millisecond.

Sensor
Transition
Domain Slew
Rate Rule for
Control
Interchange
Circuit

Page 7, Line - 13

Figure 40

For control
interchange circuits,
the sensor interface
voltage shall pass
through the transition
region within 1
millisecond.

Driver
Transition
Domain Slew
Rate Rule for
Data and
Timing
Interchange
Circuit

Page 7, Line - 11

Figure 41

For data and timing
interchange circuits,
the driver interface
voltage shall pass
through the transition
region within 1
millisecond or 4
percent of the period
of the signal which
ever is less.
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Table 6--Continued
Transition
Region
Rule

Page and Line
Reference in
RS-232-C

Figure Number
Description
of Formal
Representation

Sensor
Transition
Domain Slew
Rate Rule for
Data and
Timing
Interchange
Circuit

Page 7, Line - 11

Figure 42

Driver
Transition
Domain
Direction
Rule
Sensor
Transition
Domain
Direction
Rule

Page 7, Line - 15

Figure 43

Page 7, Line - 15

Figure 44

For data and timing
interchange circuits,
the sensor interface
voltage shall pass
through the transition
region within 1
millisecond or 4
percent of the period
of the signal which
ever is less.
The direction of the
driver interface
voltage shall not
change while in the
transition region.
The direction of the
sensor interface
voltage shall not
change while in the
transition region.

(V0_Controller)
The specification of (V0_Controller) will be presented in this section. RS232-C does not give a mapping of the input signal In_Data to the output signal Vospcc:;
this means (V0_Controller) is an undefined system. This thesis captures the
undefinedness in formal terms by specifying the valid behavior of the system; i.e.,
the valid behavior of (V0_Controller) is the set of all possible time functions for
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output signal Vo.,ec that satisfies the constrains on Vo.,ec and which produce only
valid driver interface voltage time functions Vxupec•

The thesis will make the

assumptions that no noise will be associated with the driver interface voltage VXc1rMr
and the parameter array of the (Electrical_Model) is constant over time. These
assumptions are required in order to specify the set of valid behaviors for
(V0_Controller) . The valid set of driver interface voltage time functions VXupecSet·
is defined Figures 45 and 46. A valid driver interface voltage time function must
follow all the constraints and rules specified by RS-232-C (see Table 6 and Figure
15). An example of a valid driver interface voltage time function is shown in Figure
47.
Many implementation strategies for generating the output signal Vo.,ec of
(VO Controller) can be selected.

This thesis will focus on a non-adaptive

implementation strategy and an adaptive implementation strategy. The non-adaptive
implementation strategy will cause (V0_Controller) to act in a conservative manor
when generating Vo.,ec· Under the non-adaptive strategy, (Vo_Controller) does not
observe

or

use the driver interface voltage information provided by

(Electrical_Model) . (V0_Controller) will not know anything about the parameter
array of (Electrical_Model) and must assume any of the possible parameter arrays
maybe present.

(V0_Controller) must generate a driver voltage Vo.,ec which will

produce a valid driver interface voltage regardless of the parameter array present in
(Electrical_Model) . The set of preliminary driver interface voltage time functions
Vo.,ec Set• is shown in Figure 48. The only direct RS-232-C constraint on the driver
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voltage Vo.,ec is its value must not be greater than 25 Vin magnitude (see Figure 14).
Using Vo.,ecSet •, the set of non-adaptive driver voltage time functions Vo.,ecNonAd •
is defined in Figure 49.
The adaptive implementation strategy allows (Vo_Controller) to generate the
driver voltage Vo.,ec based on a restricted set of parameter arrays in
(Electrical Model) .

(V0_Controller) uses the information about the driver

interface voltage which the (Electrical_Model) provides.

Under the adaptive

strategy, (V0_Controller) will measure the driver voltage Vo-. and the driver
interface voltage Vxdmcal· Using the derived relationship between V01pec and Vx41pec
and the measured values, (Vo_Controller) can determine a restrictive set of possible
parameter arrays for (Electrical_Model) (see Figure 50).
A detailed specification of the non-adaptive and adaptive (V0_Controller) is
given in Figures 51 and 52. The state of (VO Controller) is the current value of
the output signal, V01pec• The behavior of Busy and Error is not specified by RS-232C hence they are not specified in Figures 51 and 52. An example of a behavior time
function of (Vo_Controller) is shown in Figure 53.
(Vx_Sensor)
(Vx_Sensor) is a finite state machine that converts the sensor interface germ
voltage input signal Vx..-: into a binary static output signal Out_Data. A detailed
description of (Vx_Sensor) is presented in Figure 54.

The next state of

(Vx_Sensor) is determined by its current state and the current value of VX..-:. The
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next state function (1) derives from a page 3, line+ 18 of [3] which states a change
in the state from (L) to (H) occurs at the instant the sensor interface voltage
crosses + 3V in the positive direction. The next state function (2) derives from a
page 3, line+ 20 of [3] which states a change in the state from (H) to (L) occurs
at the instant the sensor interface voltage crosses - 3V in the negative direction. An
example behavior of (V"--Sensor) is shown in Figure 55.

CHAPTER IV

AMBIGUITIES, INCOMPLETENESS, AND INADEQUACIES FOUND IN
TIIB EIA RS-232-C NATURAL LANGUAGE GENERIC
INTERCHANGE CIRCUIT SPECIFICATION
Introduction
This section will focus on the ambiguities, incompleteness, and inadequacies
found in the EIA RS-232-C natural language generic interchange circuit specification.
The ability of µSAN to reveal the short comings of the natural language specification
of EIA RS-232-C demonstrates its usefulness as a specification tool.
Short Circuit Rule Ambiguity
µSAN helped us see that the short circuit condition rule (see RS-232-C, p. 7,

In. + 8) is not clear on whether it should be applied to steady state or dynamic
interface voltage conditions. The short circuit condition rule states no current greater
than half an ampere should be generate by the generic interchange circuit. The short
circuit condition rule can be violated if a short circuit occurs across a capacitor (C L
or C0) in the generic interchange circuit. The instantaneous current generated by the
short circuit would result in an infinite current (due to dVc / dt

I dt = oo).
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=

co and ic

= C dVc

Interface Voltage Rule Ambiguity
An interface voltage rule (see RS-232-C, p. 7, ln.

+ 10) is also not clear on

whether it should be applied to steady state or dynamic interface voltage conditions.
The ambiguous interface voltage rule states that when the load resistance (Ro) is
between 3000 0 and 7000 0 and the load voltage (BJ is zero then the interface
voltage should be between 5 and 15 volts. The interface voltage rule cannot be true
when a transition is occurring in the interface voltage signal. The interface voltage
must pass between ± 5 volts during a transition of the voltage signal condition.
A steady state interpretation for the rules in question was acquired from an
interview with Mr. Fred Lucus of General Data Communication, an expert on RS232. Any statement in RS-232-C which relies on a steady state interface voltage
signal definition is ambiguous because no definition of a steady state condition exists
in the RS-232-C specification.
Transition Region Reversal Redundancy
A redundancy was found in the RS-232-C statements of p. 7, ln. -15 and p. 7,
ln. -18. The first statement states that no reversal of the direction of the rate of
voltage change will occur while the interface voltage signals Vx-- and VXdrivcr is in
the transition region. The next statement states that interface voltage signals Vx-
and Vxdrivcr entering the transition region will proceed through to the opposite signal
condition. If a voltage signal enters the transition region at one side and may not
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change direction, then the voltage signal must exit at the opposite signal condition.
For the voltage signal to leave the side of the transition region which it entered, the
voltage signal would have to change its direction which would violate the first
statement. The two statements have the some effect on the specification resulting in
one of the statements not being required.
Sensor Interface Voltage Incompleteness
µSAN revealed incompleteness in the definition of the sensor interface voltage

values. RS-232-C clearly maps the sensor interface voltage values into the following
RS-232-C generic interchange circuit values: sensor interface voltage values above
3V are considered marking or ON, sensor interface voltage values below -3V are
considered spacing or OFF, and sensor interface voltage values between -3V and 3V
are considered in the sensor transition region. The sensor interface voltage values
of ±3V are not mapped into a RS-232-C generic interchange circuit value. The
mapping of the sensor interface voltage values to RS_-232-C generic interchange
values is shown to be incomplete.
Interface Voltage Definition Ambiguity
RS-232-C gives a mapping of the interface voltage values to (H) / (L) data
values and defines a noise margin.

RS-232-C does not address how the

electromagnetic noise of the environment will affect the interface voltages of the
generic interchange circuit. The thesis introduces a driver interface voltage Vxdriver
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and sensor interface voltage Vx-- relative to the general interface voltage V1 defined
by RS-232-C because of the noise in the environment of the generic interchange
circuit. The RS-232-C mapping is based on the general interface voltage which
results in the ambiguity of how the driver and sensor interface voltage values with
noise should be mapped to (H) / (L) data values.
Data Transfer Incompleteness
The µSAN specification demonstrated the total incompleteness of RS-232-C to
specify the transfer of the user (H) / (L) data values from the driver,
(V0_Controller) , to the sensor, (V"--Sensor) . The fundamental purpose of the
generic interchange circuit, the transfer of user data, is essentially left unaddressed
in the natural language specification. RS-232-C does not define the user interface of
the generic interchange circuit. The interface specification is left to be specified by
the users and designers of the generic interchange circuit. The result will be different
interface specification by different users and designers. The interface presented for
(Interchange_Circuit) was created to cover this inadequacy of the natural language
specification.
RS-232-C gives a mapping of the interface voltage values to (H) / (L) data
values, but fails to completely specify the behavior of the generic interchange circuit
when a change in the data value occurs. RS-232-C specifies the dynamic behavior
of the interface voltages in the transition region but not outside the transition region.
The result is the specification of the non-deterministic system (Vo_Controller) . A

38
complete specification of the transfer of user data would have resulted in a
deterministic (V0_Controller) .
The RS-232-C specification was shown to be incomplete by this thesis. A
revised formal specification of RS-232-C would help address the items highlighted
above to have an more complete, sound, and clear specification.

Appendix A
Electronics Industries Association Standard RS-232-C: Interface Between
Data Terminal Equipment and Data Communication Equipment
Employing Serial Binary Data Interchange 1

1 Copied here with permission from the Electronic Industries Association.
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SECTION ONE

(

1. SCOPE
I.I
This standard is applicable to the interconnection or data terminal equipment (DTE) and dat.
communication equipment (DCE) employin1 serial binuy• data interchanae. It defines:
Section 2 - Electrical Signal Oiaracteristics:Electrical characteristics or the interchanae sisnals and usoc:jated MUltry.
Section 3 - Interface Mechanical Oiaracteriltics:Oefinltion or the mechanical characteristics or the interface between the data tenninal
equipment and the data communication equipment.
Section 4 - Functional Description of lnterchanae Circults:Functional description or a set of data, timin1 and control interc:hanae circuits for use
at a diJital interface between data terminal equipment and data communication
equipment.
Section S - Standard Interfaces for Selected Communication System Confiaurations:
Standard subsets or specific: interchanae c:irc:uits are defined for a specific poup of data
communication system applications.
In addition, the standard inc:luda:
Section 6 - Recommendations and Explanatory Notes
Section 7 - Glossa')'. or New Tenn,
l.2
This standard includes thirteen specific interface conr11Untions intended to meet the needs or
fifteen defined system applications. These confiaurations are identified by type, usina alphabetic:
characten A throuah M. In addition, type Z has been reserved for applications not covered by types A
throuah M, and where the confiauntion of interchanae circuits is to be specified, in each case, by the
supplier.
1.3
This standard is applicable for use at data sisnallina rates in the nnse from zero to• nominal
upper limit or 20,000 bits per second.
1.4
This standard is applicable for the interchanae or data, timin1 and control usnals when used In
c:onjunc:tion with electronic equipment, each or which has a linale common return (sisnal sround),
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that can be intercoMec:ted at the interface poinL It docs not apply where electrical isolation between
equipment on opposite sides of the interface point is required.
I .S
This standard applies to both synchronous and nonsync:hronous serial binary data communication systems.
1.6

This standard applies to all classes or data communication service, lncludina:
I .6.1 Dedicated leased or private lirie service, either two wire or four wire. Consideration is
liven to both point-to-point and multipoint operation.
1.6.2 Switched network service, either two-wire or four-wire. Consideration is civen to
automatic answerin1 of calls; however, this standard does not include all of the interchan1e
circuiu required for- automatically orisinatin& a connection. (See EIA Standard R>366
"Interface Between Data Terminal Equipment and Automatic Callins Equipment for Data
Communication".)

I.7
The data set may include tra"nsmittin1 and rcce1v1n1 si&:nal converters IS well IS control
functions. Other functions, such IS pulse rcaeneration, enor control, etc., may or may not be
provided. Equipment to provide these additional functions may be inc:luded in the data terminal
equipment or in the data communication equipment, or it may be implemented as a separate unit
interposed between the two.
1.7.1 When such additional functions arc provided within the data terminal equipment or the
data communication equipment, this interface standard shall apply only to the interchan1e
circuiu between the two classes of equipment.
I. 7.2 When additional functions arc provided in a separate unit inserted between the data
terminal equipment and the data communication equipment, this standard shall apply to both
sides (the interface with the data terminal equipment and the interface with the data
communlcation equipment - See Section 3. I. I) of such separate uniL
This stindard applies to all or the modes of operation afforded under the system c:onfiaur>
I.8
lions indicated in Section S, Standard Interfaces for Selected Communication System Conf11Urations.

SECTION TWO
2. ELECTRICAL SIGNAL CHARACTERISTICS
Ficure 2.1, lnterchanae Equivalent Circuit, shows the electrtc:al parameters which are specified
:. I
in the subsequent parasraphs of this section. The equivalent circuit shown in Fisure 2.1 b applicable
to all interc:hanae circuits resa,rdless or the cateaory (data, timin1, or control) to which they belona.
The equivalent circuit b Independent of whether the driver is located In the data communication
equipment and the terminator in the data tenninal equipment or Tice versa.
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FIGURE 2.1 • INTERCHANGE EQUIVALENT CRCUIT
Vo is the open<irtuit driver voltaae.
Ro Is the driver internal de resistance.

Co

Is the total effective capacitance associated with the driver, measured at the interface point and
lncludina any cable to the interface point.

V1 is the voltase at the interface point.
CL b the total effective capacitance associated with the terminator, measured at the interface point
and includina any cable to the interface point.
RL is the terminator load de: resistance.
EL is the open circuit terminator voltqc (bias).
2.2
The driYer on an interchanae circuit shall be daiped to withstand an open circuit, a short
circ:ult between the conductor c:arryina that interc:hanp circuit in the interc:onnectina cable and any
other conductor in that cable, or any passive non-inductive load connected between that interchanae
circuit and any other interc:han&e circuit includin& Crc:ult AB (Sipal Ground), without sustainin&
damaae to itself or its associated equipment. The tmninator on an interchanae circuit shall be
desianed to withstand any input slanal within the 25 volt limit specified in section 2.6. (see Section
6.6).

(_

For data interc:hanae circuits. the si,na1 shall be considered in the markin1 condition when the
2.3
voltase (V 1 ) on the lnterchanse circuit, measured at dle interface point, ii more neptiYe than minus
three volts with respect to Circuit AB (Si&nal Ground). Tbe li&nal shall be considered in the spacina
condition when the voltase (V 1 ) is more positive than plus three voltl with respect to circuit AB (see
6.3). The repon between plus three volts and minus three volts is defined u the transition r:qion. The
qnal state is not uniquely denned when the voltqe (V 1 ) is in this tnndtion rqion.

--------·-----------...------�'!'!.ll'!.9__________
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Ourin1 the transmission or dau, the multin1 condition shall be used to denote the binary state ONE
and the spacins condition shall be uled to denote the binary state ZERO.
For timin1 and control interchan1e circuits, the function shall be considered ON when the vo1ta1e
(VJ) on the interchanse circuit is more positive than plus three volts with respect to circuit AB, and
shall be considered OFF when the volta1e (V 1 ) ls more neptin than minus three volts with respect to
Circuit AB. The function is not uniquely defined for YOltaps in the transition n&ion between plus
thne volts and minus three volu.

lnterchan1e Voltase

Notation

Binary State
Si1nal Condition

.

Function

Neptlve

Positive

I

0

Marltin1

Spacin1

OFF

ON

This specification neither implies nor pncluda the use or terminator circuits which utilize hysteresis
techniques to enhance their noise immunity; however, the nquiremenu of ,ection 2.S must alto be
satisfied.
2.4
The load impedance (RL and CL) or the terminator side or an interchanse circuit shall have a
de: resistance (RL) of not less than 3000 Ohms, measured with an applied votta1e not puter than 2S
volts in maanitude, nor more than 7000 Ohms, measured with an applied volta1e of 3 to 2S -¥Oils in
maanitude. The effective shunt capacitance (CL) or the tenninator side of an lnterchanse circuit,
measured at the Interface point, shall not exceed 2S00 picofarads. Th11 re■c:tift component or the load
impedance shall not be inductive. The open circuit terminator voltqe (EL) shall not exceed 2 volts in
ma1nitude. (See sections 6.4, 6.S, and 6.6).
2.S
The followin1 interchanse circuits, where implemented, shall be used to detect either a
power-off condition in the equipment connected across the interface, or the disconnection of the
interconnec:til\l cable:
Circuit CA

(Request to Send)

CirC"Uit CC

(Data Set Ready)

Circuit CD

(Data Terminal Ready)

Circuit SCA

(Secondary Request to Send)
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The power-off source impedance or the driver side or these circuits shall not be less than 300 Ohms,
measured with an applied voltage not SRater than 2 volts in magnitude referenced to Circuit AB
(Signal Cround). The terminator ror these circuits shall interpret the powcr-orr condition or the
disconneetion or the interconnecting cable u an OFF condition.
2.6
lbc open-circuit driver voltage CVo) with respect to Circuit AB (Sjgnal Ground) on any
lnterchanae circuit shall not exceed 25 volts in ma,nltude. The IOUrce impedance (Ro and Co) or the
"driver side or an interchanae circuit including any cable to the interface point is not specified;
however, the combination or Vo and Ro shall be selected 111ch that a short circuit between any two
conducton (including sround) in the interconnecting cable shall not result in a cumnt in excess or
one-hair ampere. Additionally, the driver design shall be 111ch that, when the terminator load resistince
(RL) is in the range between 3000 Ohms and 7000 Ohms and the terminator open circuit voltage (EL)
ls zero, the potential (V 1 ) al the interface point shall not be Ins than S volts nor more than IS volts in
ma,nitude (see section 6.S).
2. 7
The characteristics or the interchange signals transmitted across the interface point, exclusive
of external inlerrerence, shall conform to the limitations specified in this section. These limitations
shall be satisfied al the interface point when the interchange circuit is terminated with any receivin•
circuit which meets the requirements given in Section 2.4. These limitations apply to all interchange
signals (Data, Control and Timing) unless otherwise specified.

(_

(1)
All interchange signals entering into the transition region shall proceed through the
transition region to the opposite signal state and shall not reenter the tnnsition region until
the next significant change or signal condition.
(2)
There shall be no reversal or the direction or voltage change while the signal is in the
transition region.
,
(3)
For Control Interchange Circuits, the time required ror the sisnal to pass through the
transition region during a change in state shall not exceed one millisecond.
(4)
For Data and Timing interchange Circuits, the time required for the signal to pass
through the transition region shall not exceed one millisecond or four percent or the nominal
duration or a si,nal element on that interchange circuit, whichever is tht laser.
(S)
The maximum instantaneous rate or voltage change shall not exceed 30 volts per
microsecond.

SECTION THREE
3. INTERFACE MECHANICAL CHARACTERlmCS

(___

The interface between the data terminal equipment and data communication equipment is
3.1
located at a plugable connector signal interface point between the two equipments. The female
connector shall be associated with, but not necessarily physically attached to the data communication
equipment and should be mounted in a flXed position near the data terminal equipment. The use or an
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extension cable on the data communkation equipment is permitted. All extension cable with a male
COMector lhal1 be prorided with the data tenninal equipmenL The use of short cables (each less than
approximately SO feet or IS meten) is recommended; howncr, lon,er cables are permissible, provided
that the ruultina load capacitance (CL or Fi&, 2.1), measured at the interface point and includina the
li&nal tenninator, doa not exceed 2500 picofarads. (Sec aection 2.4 and 6.S.)
3.1.1 When additional functions are provided in a separate unit inserted between the data
terminal equipment and the data communication equipment (Sec aection 1.7), the female
connector, as indicated above shall be wociatcd with the side of this unit which interfaces
with the data terminal equipment while the extension.cable with the male connector shall be
provided on the side which interfaces with the data communication equipment.
Pin Number

I

2
3
4

s

6

7

a
9

10
11
12
13
14
IS
16
.17
18
19
20
21
22
23
24
25

Ciraiit

AA

BA

BB.
CA
CB

AB

--

CF

SCF

SCB

SBA
DB

SBB
DD

SCA

co

CG
CE
CH/Cl
DA

Description
Protective Ground
Tnnsrnitted Data
Received Data
Request to Send
Ceu to Send
Data Set Ready
Siena! Ground (Common Return)
Received Line Si,nal Detector
(Reserved for Data Set Testina)
(Reserved for Data Set Testina)
Unassiancd (Sec Section 3.2.2)
Sec. Rec'd. Linc Sit. Detector
Sec. Cear to Send
Secondary Transmitted Data
Tnnsmission Siana! Element 1unin1 (DCE Source)
Secondary Receind Data
Receinr Sisnal Element Timin1 (DCE Source)
Unassianed
Secondary Request to Send
Data Terminal Ready
Si&nal Quality Detector
Rin1 Indicator
Data Siana! Rate Selector (DTE/DCE Source)
Transmit Silnal Element Timinl (DTE Source)
Unmisncd
Fl1un 3.1

Interface Connector Pin Allignmenu
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3.2

Pin Identification
3.2.1

Pin usipunenu listed in Fiaurc 3.1 shall be u.d.

3.2.2 Pin usisnments for circuits not speclracally deraned in action 4 (See section 4.1.1.) art
to be made by mutual aareement. Preference should be sr,en to the use of unusisned pins, but
in the event that additional pins are required extreme caution should be taken in their tclection.

SECTION FOUR
4. FUNCTIONAL DESCRJmON OF INTERCHANGE CIRCUITS
4.1

General

This section defines the basic interchan1e circuits which apply, collectively, to all systems.
4.1.1 Additional interchan1e circuits not defined herein, or variations in the functions of the
defined interchanse circuits may be provided by mutual asreement. Sec tcctions 3.2.2. and
S.2.
4.2

Categories

lnlerchanse circuits between data terminal equipment and data communication equipment fall into
four 1eneral catesories.
Ground or Common Return
Data Circulu
Control Circuits
Tunin1 Circuits
4.2.1 A list or circuits showin1 cate1ory u well u equivalent C.C.1.T.T. Identification in
accordance with Recommendation V.24 is pracntcd In Fi,urc 4,1.
4.3

....
....

Cl

Siana! Clwacteristics, General

4.3.1

lnterchan1e circuits tnnsferrina data li&nals across the Interface point lhall hold
markina (binary ONE) or 11pacin1 (binary ZERO) conditions for the total nominal duntion or
each sisnal element
In synchronous systems ulina synchronous data communication equipment, distortion toler
ances u specified In RS-334 1 ahall apply. Acceptable distortion tolennca for data terminal
equipment In synchronous and stan-etop (Le. uynchronous) l)'ltema usins non4)'11Chronous

I U-J:M •51pa1 Qlaality 11 l1111rt.. ·- 0.11,.,__.TamlMI �I UNI
lor SoMI Dall T-1111•• - Marcil l'61.

W#Fii&-

s,,__, Dall C-lllcalloe i.,....,1
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data communication equipment are under consideration for a future companion standard to
RS-334.
4.3.2 lnten:hanae cin:uits tnnsferrinJ timina sipials across the interface point shall hold ON
and OFF conditions for nominally equal periods of time, consistent with acceptable tolerances
as specified in RS-334. Durina periods when timina infonnation is not provided on a timina
inten:han1e cin:uit. this inten:hanse circuit shall be clamped in the OFF condition.
4.3.3 Tolerances on the relationship l- :tween data and associated timin& sianals shall be in
accordance with RS-334.
Cind

:. ..,:c
.. .-.a. ..
�-; .;
C

.so

ls
11,l

Description

�-;

��

E
0

��

AA IOI

AB 102
BA 103

BB 104

Data

Li:
Protective Ciround
Siana! Ciround/Common Return

..

g
�

X

CA 10S

Request to Send
Oear toSend
cc 107 DataSet Ready
CD 108.2 Data Tenninal Ready
CE 12S
R.ina Indicator
CF 109 Received Line SisnaJ Detector
CG 110
Sipal Quality Detector
CH 111
Data Siana! Rate Selector (DTE)
Cl 112 Data Sianal RateSelector (DCE)

SBA 118
SBB 119

Secondary Transmitted Data
Secondary Received Data

SCA 120

Secondary Request toSend
Secondary Oear to Send
Secondary Rec'd Line Sisnal Detector

SCB 121
SCF 122

11,l

Li:

�

g

�
Li:

11,l

�
�

X

CB 106

Transmitter Siana! Element Timina (DTE)
Transmitter Siana! Element Tunina (DCE)
Receiver Siana! Elel'Dent Tll'Dina (DCE)

�

E
0

ls
11,l

11,l

11,l

Timina

X
X

Transmitted Data
Received Data

DA I 13
DB 114
DD 11S

Control

F"Jlllft 4.1
lntm:ha111e Cln:ulcs by Catesory

X
X
X
X

·x
X

X
X

X

X
X
X

X

X
X

X

X
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lntercbanae Circuits
I

Orcult AA - Protective Ground (C.C.l.T.T: IOI)
Direction: Not applicable
This conductor shall be electrically bonded to the machine or equipment fnme. It may be rurther
connected to external srounds IS required by applicable nsulationa.
CJm,it AB - Sisnal Ground or Common Retum (C.C.LT.T. 102)
Direction: Not applicable

nus conductor establishes the common sround rderencc potential ror all interchanae circuits except

Circuit AA (Protective Ground). Within the data communication equipment, this circuit shall be
brousht to one point, and it shall be posaible to connect this point to Circuit AA by muns or a wire
strap inside the equipment. This wire strap can be connected or mn°'ed at installation, IS may be
required to meet applicable resul■tions or to minimize the Introduction or noise into electronic
circuitry.
Clrc111t BA - Transmitted Data (C.C.LT.T. 103)
Direction: TO data communication equipment
Sisnals on this circuit are 1encrated by the data terminal equipment and are tnnsrffl'Cd to the local
transmittin1 si1nal converter ror transmission or data to nmote data terminal equipment.

(

The data terminal equipment shall hold Circuit BA (Trananltted Data) In awltin& condition durins
internls between characters or words, and at all times when no data are bein& tnnlmltted.
In all systems. the data terminal equipment shall not tnNmlt data unlea an ON condition is prmcnt
on all or the rollowin1 four circuits, where Implemented.
I.
2.
3.
4.

Circuit CA (Request to Send)
Circuit CB (Clear to'Send)
Circuit CC (Data Set Ready)
Circuit CD (Data Terminal Ready)

All data si1nals that ■re transmitted across the interface on inten:hanae circuit BA (Transmitted Data)
durins the time an ON �ondition is maintained on all or the above four circuits. when implemented,
shall be transmitted to the communication channel.
See Section 4.3, ror sisnal characteristics.
Clrcutt BB - Re�ived Data (C.C.l.T.T. 104)
Direction: FROM data communication equipment
Sianals on this circuit are 1enerated by the receivina lilnal converter In rapon■e to data sisnaJs
received rrom nmote data terminal equipment Tia the remote transmittina 1i1naJ converter. Circuit BB

i
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(RecciYed Data) shall be held in the binary ONE (Markin&) condition at all times when Circi.it CF
(Received Line Sipal Detector) is in the OFF condition.
On a half duplex channel, Circuit BB shall be hcld in the Binary One (Markin&) condition when Circuit
CA (Request to Send) is in the ON condition and for a brief interval followina the ON to OFF
transition of C'lt'CUit CA to allow for the completion or transmission (Sec Circuit BA - Transmitted
Data) and the decay of line reflections. Sec section 4.3 for u,nal dwsctcristics.
CC - Request to Send (C.C.I.T.T. 10S)
Direction: TO data communication equipment

Circuit

This circuit is used to condition the Jo� data communication equipment for data transmission and,
on a half duplex channel, to control the direction of data transmission of the local data
communication equipmenL
On one way only channels or duplex channels, the ON condition maintains the data communication
equipment in the transmit mode. The OFF condition maintains_ the data communica!ion equipment in
a non-transmit mode.

�

On a half duplex channel, the ON condition maintains the data communication equipment In the
transmit mode and· inhibiu the receive mode. The OFF condition maintains the data communication
equipment in the receive mode.
A transition from OFF to ON instrucu the data communication equipment to enter the transmit code
(sec Section 6.8). The data communication equipment responds by takin& such action IS may be
necessary and indicates completion of such actions by turnin& ON Circuil CB (Cur to Send), thereby
indicatin& to the data terminal equipment that data may be transfemd across the interface point on
interchanae Circuit BA (Transmitted Data).
A transition from ON to OFF insuucts the data communication equipment to complete the
transmission of all data which wu pft\'iously tnnsfemd across the interface point on interchanae
Circuit BA and then assume a non-transmit mode or a receive mode IS appropriate. The data
communication equipment responds to thJs Instruction by tumin& OFF Circuit CB (Car to Send)
when it- is prepared to aaain respond to a subsequent ON condition or Circuit CA.

NOTE: A non-transmit mode docs not imply that all line si&nals have been removed from the
communication channel Sec section 6.8.

When Circuit CA is turned OFF, it shall not be turned ON ap.in until Circuit CB hu been turned OfF
by the data communication equipmenL
An ON condition is required on Circuit CA as well as on Circuit CB, Circuit CC (Data Set Ready) and,
where implemented, Circuit CD (Data Tmninal Ready) whenever the data terminal equipment
transfen data across the interface on lnterchanp Cimdt BA.

l

It is permissible to tum Circuit CA ON at any time when Circuit CB is OFF rcprdleu or the condition
of any other interchanae circulL
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Clrrult CB - Cear to Send (C.C.I.T.T. 106)
Direction: FROM data communication equipment
Sisnab on this circuit arc aenerated by the data communication equipment to indicate whether or not
the data 1et is ready to transmit datL
The ON condition to1ether with the ON condition on interchanse circulu CA, CC and, where
Implemented, CD, is an indication to the data terminal equipment that lisnals pre1ented on Cin:wt BA
(Transmitted Data) will be tran smitted to the communication channel
The OFF condition is an indication to the data terminal equipment that It should not transfer data
across the interface on interc:han1e Circuit BA.
'The ON condition or Circuit CB is a response to the occurrence or a simultaneous ON condition on
Circ:uiu CC (Data Set Ready) and Circuit CA (Request to Send), delayed as may be appropriate to the
data communication equipment for establishin1 a data communication channel (includin1 the removal
of the MARK HOLD clamp from the Received Data interchanae circuit or the remote data set) to a
remote data terminal equipment.
Where Circuit CA (Request to Send) is not implemented in the data c:ommunic:atlon equipment with
transmittin1 capability, Circuit CA shall be assumed to be in the ON condition at all times. and Circuit
CB shall respond accordinsJy.

...

Circuit CC- Data Set Ready (C.C.I.T.T. 107)

Direction: FROM data communication equipment

Sisnals on this circuit arc used to indicate the status or the loc:al data seL
The ON condition on this circuit is presented to indicate that a)
the local data communication equipment ii connected to a communication channel
("OFF HOOK" in switched service),
AND

b)
the locil data communication equipment Is not in test Oocal or remote). talk (alternate
voice) or dial• mode, (Sec 1ection 6.10).

AND

c)

the local data communication equipment has completed, where applicable
1.
any timin1 function, required by the nritchin1 l)'ltem to complete call
establishment. and
the transmission or any dbcreet an,wer tone, the duntion or which is
2.
controlled solely by the local data ■el

(_

la,........,

.,,.. Mia_.............,...,11
lo M Ill 1111 .... .,.. wllu c11w1.,,. dlMdr --- wllll lllo Clll eripMlioll
r,,lldlon ii --• 10 UM •-alcalloa clwull1. 1lw• lucllou ..._ ..W.C to 1111 -1111 ollla (tllallal) .... -IIOMI
t111--ic.11ot1 cllanMI r., all,,.._ o, ..-, 11en �

. . -.....r•·- ___...,_ .._,..__ .,

«·a,Wf<'f'I•�

I Jlll,QJL C

•- ca a .

4CSUZ&l!

-j I

55

IIS-232-C
,...,4

(

Where the local data ;ommunication equipment does not transmit an answer tone, or where the
duntion of the answer tone is controlled by aome action of the remote data set, the ON condition is
presented as soon as all the other above conditions (a, b, and �I) are utiaraed.
This circuit shall be used only to indicate the 1tatu1 of the 1ocai ·data act. lbe ON condition aha1I not
be interpreted as either an indication that a communication channel has been established to a remote
data station or the atatus of any remote station equipment.
The OFF condition shall appear at all other times and shall be an indication that the data terminal
equipment is to disrcprd sisnals appearin& on any other interchan1e circuit with the exception or
Circuit CE (Rin& Indicator). The OFF condition shall not impair the opention or Cin:ult CE or Circuit
CD (Data Terminal Ready).
When the OFF condition occurs durin& the prosress or a call before Circuit CD is tumed OFF, the
data terminal equipment shall interpret this as a lost or aborted connection and take action to
terminate the call. Any subsequent ON condition on Circuit CC is to be considered a new call
When the data set is used in conjunction with Automatic Callin& Equipment, the OFF to ON
transition of Circuit CC shall not be interpnted as an indication that the ACE has relinquished control
of the communication channel to the data set. Indication or this is liven on the appropriate lead in the
ACE interface (see El:A Standard RS-366).

l

Notr: Attention is called to the fact that if a data call is interrupted by alternate voice

communication, Circuit CC will be in the OFF condition durin1 the time tbat voice
communication is in pro,rus. The transmission or reception of the lisnals required to
condition the communication channel or data communication equipment in response to the
ON condition of interchan1e Circuit CA (Request to Send) or the tnnsmlttin& data terminal
equipment will take pl:ac1: after Circuit CC comes ON, but prior to the ON condition on Circuit
CB (Clear to Send) or Circuit CF (Received Line SisnaJ Detector).

Circuit CD - Data Terminal Ready (C.C.I.T.T. 108.2)
Direction: To data communica.tion equipment
Sisnals on this circuit are used to control rwitchln& or the data communication equipment to the
communication channel The ON condition pnparu the data communication equipment to be
connected to the communication channel and maintains the connection established by extemal means
(e.1-, manual call ori1ination, manual answerins or automatic call orisination).
When the station is equipped for automatic answerin& or received calls and is in the automatic
answerin& mode, connection to the line occurs only in response to a combination or a rinsina siJnal
and the ON condition of Circuit CD (Data Terminal Ready): however, the data terminal equipment is
norm:illy permitted to present the ON condition on Circuit CD whenever it Is ready to tnnsmlt or
receive data, except as Indicated below.
The OFF condition causes the data communication equipment to be removed from the communi
cation channel followin& the completion of any "In process" transmission. Sec Circuit BA (Trans
mitted Data). The OFF condition shall not disable the opention ofClrcuit CE (Rina Indicator).
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In switched nelwod applications, when circuit CD is turned OFF, it shall not be tumed ON
until Circuit CC (Data Set Ready) is turned OFF by the data communication equipment

apin

Circuit CE - Rin1 Indicator (C.C.I.T.T. 125)
Direction: FROM data communication llquipment
The ON condition ·or this circuit indicates that a rinsin1 slp\al is bein& received on the communication
channel.
The ON condition shall aj)pear approximately coincident with the ON sesment or the rin&in& cycle
(durin1 rinp) on the communication channel.
The OFF condition shall be maintained durin1 the OFF sesment of the rinsin& cycle (between
"rinp") and at all other times when rin&in1 is'not bein1 received. The operation of this circuit shall
not be disabled by the OFF condilion on Circuit CD (Data Terminal Ready).
Circuit CF -

Received Une Sisnal Detector (C.C.I.T.T. 109)
Direction: FROM dat:i communication equipment

· The ON condition on this circuit is presented when the data communication equipment is receivinJ a
si1nal which meets its suitability criteria. These criteria are established by the data communication
equipment manufacturer.
I,

The OFF condition indicates that no si1nal is bein1 received or that the received aipal is unsuitable
for demodulation.

....

w

The OFF condition of Circuit CF (Received Une Si&nal Detector) shall cause Circuit BB (Received
Data) to be clamped to the Binary One (MarL.;n1) condition.
The indications on this circuit shall follow the actual onset or loss or 1i1nal by appropriate suard
delays.
On half duplex channels, Circuit CF is held in the OFF condition whenever Circuit CA (Request to
Send) is in the ON condition and for a brier interval or time Collowin1 the ON to OFF tnnsition or
Circuit CA. (See Circuit BB.)
Circuit CG -

Si,nal Quality Detector (C.C.1.T.T. 110)
Direction: FROM data communication equipment

Si&nals on this circuit are used to indicate whether or not there ii a hi&h probability or an error in the
received data.
An ON condition is maintained whenever there is no reason to believe that an error has occurred.

(

An OFF condition indicates that there b a hi&h probability of an error. It may, in some instances. be
used to call automatically for the retransmission of the previously transmitted data si,nal. Preferably
the response or this circuit shall be such u to pennit identification or individual questionable sipal
elemenu on Circuit BB (Received Data).
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Circuit C/1 - Data Sisnal Rate Selector (DTE Source) (C.C.I.T.T. 111)

(

Direction: TO data communication equipment

Sisnals on this circuit are ued to select between the two data li&nallinl ntes in the cue or dual nte
synchronous data sets or the two nn,es or data si&nallina ntes in the cue or dual ran,e
non-synchronous data sets.
An ON condition shall select the hiaher data �lin1 nte or nnse or ntes.
The nte or timin1 siinals, if included in the interface, shall be controlled by this circuit II may be
appropriate.
Circuit Cl - Data Si;nal Rate Selector (OCE Source) (C.C.1.T.T. 112)
Direction: FROM data communication equipment

Sisnals on this circuit are used to select between the two data sisnallinc rates in the case of dual rate
synchronous dat:i. sets or . the two nnces or data si1nallin1 ntes in the case of dual nn1e
non-synchronous data seu.
An ON condition shall select the hi&her data si1nallin1 rate or nnae or ntes.
�
,._

The rate of timina si1nals. if included in the interface, shall be controlled by this circuit as may be
appropriate.
Circuit DA - Tnnsmitter Si1nal Element Timina (DTE Source) (C.C.I.T.T. 113)

Direction: TO dau communication equipment

Sianals on this circuit are used to provide the tnnsmittin1 sisnal converter with siana] element timins
information.
The ON to OFF transition shall nominally indicate the center of each sisnal element on Circuit BA
(Transmitted 0111). When Circuit DA is implemented in the DTE. the DTE shill nonnally pl'OYide
timina infonnation on this circuit whenever the DTE is in a POWER . ON condition. It is permissible
ror the DTE to withhold timin1 infonnation on this circuit for short periods provided Circuit CA
(Request to Send) is in the OFF condition. (For example, the temporary withholdin1 or timina
infonnation may be necessary in perfonnin1 maintenance tests within the DTE.)
Circuit DB - Transmitter Si1nal Element Timina (DCE Source) (C.C.I.T.T. 114)
Direction: FROM data communication equipment

'-

Si1n1ls on this circuit are used to provide the data tenninal equipment with si1nal element timin1
information. The data tenninal equipment shall provide a data si1nal on Circuit BA (Transmitted
Data) in which the transitions between sisnal clements nominally occur at the time or the transitions
from OFF to ON condition of the sisnal on Circuit DB. When Circuit DB is implemented in the DCE,
the DCE shall nonnally provide timin1 information on this circuit whenever the DCE is in a POWER
ON condition. It is pennissible for the OCE to withhold timina infonnation on this circuit for short
periods provided Circuit CC (Data Set Ready) is in the OFF condition. (For example, the withholdin&
or timina infonnation may be necessary in perfonnins maintenance tau within the DCE.)
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Circuit DD - Receiver Si,nal Element Timin1 (DCE Source) (C.C.I.T.T. I IS)

Diftction: FROM data communication equipmenL

Sianals on this circuit arc uaed to provide the data tenninal equipment with received aipial clement
timin1 infonnation. The tnnsition from ON to OFF condition shall nominally indicate the center or
each lianal clement on Circuit BB (Received Data). Timina infonnation on Circuit DD lhall be
provided at all times when Circuit CF (ReceiYcd Line Si&na] Detector) is in the ON condllion. It may,
but need not be pl"CICnt followin1 the ON to OFF tnnsition of Circuit CF (Sec MCtion 4.3.2).
Orcutt SBA - Seconda,y Tnnsmitted Data (C.C.LT.T. 118)
Direction: TO data communication equipment
This circuit is equivalent to Circuit BA (Tnnsmitlcd Data) except that it is used to tnnsmit data via
the secondary channel.
Si,nals on this circuit are 1enerated by the data tenninal equipment and arc connected to the local
secondary cha�nel transmittin1 si1nal convener for tnnsmission of data to remote data tenninal
equipment.
The data tenninal equipment shall hold Circuit SBA (Secondary Tnnsmittcd Data) in marltins
condition durin1 intervals between chancten or words and 11 all times when no data arc bcin&
tr:insmitted.

(

In all systems, the data tenninal equipment shall not tnnsmit data on the ICCOndary channel unlea an
ON condition is present on all or the followin1 four circuits, where implemented:
I.
2.
3.
4.

Circuit SCA - Secondary Request to Send
Circuit SCB - Secondary Clear to Send
Circuit CC - Data Set Ready
Circuit CD - Data Terminal Ready

All data sisnals that arc transmitted across the interface on interchan1e Circuit SBA durin& the time
when the above conditions arc utisfied lhall be tnnsmitted to the communication channel See
Section 4.3.
When the secondary channel is uscable only for circuit assunnce or to interrupt the now or data in the
primary channel (less than 10 Baud capability), Circuit SBA (Secondary Transmitted Data) is normally
not provided, and the channel earner is tumed ON or OFF by means or Circuit SCA (Secondary
Request to Send). Carrier OFF is interpreted 11 an "Interrupt" condition.
Circuit SBB - Secondary Received Data (C.C.1.T.T. 119)
Direction: FROM data communication equipment

This circuit is equivalent to Circuit BB (Received Data) except that It is used to receive data on the
secondary channel.
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When the secondary channel is usuble only ror circuit usurance or to interrupt the now or data in the
primary channel, C11Cuit SBB is nonnally not prcwided. Sec intcrchanae Circuit ·SCF (Secondary
Received Line Sp Detector).

Clmllt SCA - Secondary Request to Send (C.C.L T.T. 120)
Direction: TO data communication equipment

This circuit is equivalent to Circuit CA (Request to Send) except that It requau the establishment or
the secondary channel instead or requestina the establishment or the primary data channel.
Where the secondary channel is used as a backward channel, the ON condition or Circuit CA (Request
to Send) shall disable Circuit SCA and it shall not be possible to condition the secondary channel
tnnsmittina lisnal convener to transmit durina any time interval when the primary channel
transmittlna sianal convener is so conditioned. Where system considerations dictate that one or the
other of the 1wo channels be In transmit mode at all times but never both simultaneously, this can be
accom plished by permanently applyina an ON condition to Circuit SCA (Secondary Request to Send)
and controllina both the primary and secondary chaMels, in complementary fashion, by means or
Circuit CA (Request to Send). Alternatively, In this
Circuit SCB need not be Implemented in the
interface.
0

...!

.

case,

When the secondiry channel Is useable only ror circuit wurance or to interrupt the now or data In the
primary data channel, Circuit SCA shall serve to tum ON the secondary channel unmodulated carrier.
The OFF condition or Circuit SCA shall tum OFF the secondary channel carrier and thereby aianal an
interrupt condition at the remote end or the communication channel.

Circuit SCB - Secondary Clear to Send (C.C.J.T.T. 121)
Direction: FROM data communication equipment
This circuit is equivalent to Circuit CB (Clear to Send), except that It indicates the availability or the
secondary channel instead or indicatina the availability or the primary channel. This circuit Is not
provided where the secondary channel is useable only u a circuit wurance or an interrupt channel.

Circuit SCF- Secondary Received Line Sisnal Detector (C.C.I.T.T. 122)
Direction: FROM data communication equipment

This circuit is equivalent to Circuit CF (Received Line Sisnal Detector) except that It indicates the
proper reception or the secondary channel line sisnal instead or indicatina the proper reception or a
primary channel received line li&JIIL
Where the secondary channel is useable only u a circuit assurance or an Interrupt channel (see Circuit
SCA - Secondary Request to Send), Circuit SCF shall be used to Indicate the circuit murance status
or to sisnal the interrupt. The ON condition shall Indicate circuit assurance or a non-interrupt
condition. The OFF condition shall indicate circuit !allure (no usurancc) or the intcnupt condition.

l.
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5. STANDARD INTERFACES FOR SELECTED
COMMUNICATION SYSTEM CONFIGURATIONS
S.I
This section describes a selected tet or data transmission conra,urations. For each or theu
confisurations a 1tandud set or lnterchanae clrc\lits (defined In section 4) is listed. (See section 6.2.)
S.1.1 Provision is made for additional data transmission conra,urations not defined herein.
lnterchan1e circuits for these applications must be specified separately, for each application,
by the Npplier.
Driven shall be provided for every lnterchan1e circuii included in the standard interface.
S.2
Terminaton need not be provided for every intcrchanae circuit included in the standard interface;
however, the desianer of the equipment which does not provide all of the specified terminaton must
be awan that any dearadation in service due to his disreprd of a standard interchanae circuit is his
responsibility.
In the interest or minimizina the number of different types or equipment, additional interchanae
eircuiU may be included in the desian of a 1eneral unit capable or satisf yina the requirements or
several different applications.
S.2.1 For a Jiven confisuration, interchanae circuits which are included in the standard list
and for which driven are provided, but which the manufacturer of equipment at the
side or the interface chootca not to use, shall be suitably terminated by means or a dummy
load impedance in the equipment which normally provides the terminator. Sec Section 2.4.

recemna

-

......

S.2.2 Where interchan1e circuits not on the standard list are provided for a liven confisura
tion, the dcsianer of this equipment must be prepared to find an open circuit on the other side
of the interface, and the system shall not suffer dearadation or the basic service.
Interference due to_ unterminated driven in this catqory is the responsibility of the dai1ner
who includes these driven.
Tcrminaton shall not Interfere with or dearade system performance as a reNlt or open
circuited input terminalL
S.3

Circuit conr1JUrations for which standard sets of interchan1e circuits are defined are listed in

Fipue S.1.

The use of Circuit A,A (Protective Ground) is optional. Where it is used, attention Is called to
S.4
the applicable Underwriters' resulation applyina to wire size and color codi111- Where it is not used,
other provisions for aroundin1 equipment frames should be made in accordance with 1ood enainecrina
practice.

s.s

The ua of Circuit AB (Sianal Ground) b mandatoty in all syattmL Sec section 1.4.

.------· · -�.-------------�---------...,,,..-,:,--
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S.6

Secondary ch&nnela, whCff imo)yed in the standard interfaces, arc shown as Auxiliary

Oiannel&.

ror

S.6. J Where eec:onduy channels 1ft intended
use as backward channels, Circuit SCA
(Secondary Request to Send) shaD be interconnected with Circuit CA (Request to Send)
within the data communication equipment ·and need not be brouaht out to the interface. Sec
Section 4.4, lnterchanp Circuit SCA (Secondary Request to Send) for detailed information.
S.6.2 Where secondary channeb lff useable only Cor circuit assunnce or to lntenupt the
now or data in the primary channel, they transmit no actual data and depend only on the
presence or absence or the scconda,y channel canicr. For this application only, Circuit SBA
(Seconda,y Transmitted Data), SBB (Secondary Received Data) and SCB (Secondary Cle:ir to
Send) 1ft not pl'OYided. Circuit SCA (Secondary Request to Send) turns secondary channel
c:anier ON and OFF as requiRd and Circuit SCF (Secondary Received Unc Siana! Detector)
recosiui.a its presence or abtencc. See definitions or Circuiu SCA and SCF in Section 4.4 for
details.

(
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Data Transrniaion Confiauntion

Interface Type

Transmit Only
Transmit Only•
Rcc:civc Only
Half Duplex
Duplex•

A

Duplex
Primary Channel Transmit Only •/ Secondary Channel Receive Only
Primary Channel Transmit Only / Secondary ChaMel Receive Only
Primary Channel Receive Only/ Secondary Channel Transmit Only•
Primary Channel Receive•Only / Sccondary·Channel Transmit Only

E

B

C

D
D

Primary Channel Transmit Only•/ Hair Duplex Secondary Channel
Primary Channel Receive Only / Half Duplex Secondary Channel
Half Duplex Primary Channel /
Duplex Secondary Channel
Duplex Primary Channel•/ Duplex Secondary Channel•
Duplex Primary Cbannel / Duplex Secondary 0wutel

F

H

G
I

J

K

Hair

(

Special (Circuits specified by Supplier)

..

L
L
M

....

io

z

Note: Data Transmiaion Confisurations Identified with an uterisk (•) indicate the inclusion or
Circuit CA (Request to Send) in a One Way Only (Transmit) or Duplex Conf1JUration where It
misht ordinarily not be expected, but where It miaht be 1111d to indicate a non-transmit mode to
the data communication equipment to permit It to remO¥e a line lisnal or to tend synchronizin&
or tranin1 sisnals as required.
Fialll"t 5.1
Interface Types for Data Trumnlalon Confiprations
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AB

Tnnsmitted Data
ReceiYed Data

CA

Request to Send
Oear toSend
Data Set Ready
Data Terminal Rudy

CB

cc

CD

CE

A

JI.

JI

It
II

I

DA/DB

TnnsmitterSia- Element Timing (DTE) ADCE)
Receiver Sipw Element Timin1 (DCE)

t

SBA

Secondary Tnnanitted Data
Secondary Recemd Data

CH/Cl

DD

SBB

SCA
SCB

SCF

D

II

JI

I

CG

C

E

F

G

H

I

J

IC

JI

RJn1 Indicator
ReceiYCd Une Sipal Detector
Signal Quality Detector
DataSlpaUing Rate Selector (DTE) ADCE)

CF

B

- - - - - - - - - - • • • X X. X X • X
•
•
•
•

ProtectiYe Ground·
Sia,,al Ground

BA

BB

ti �

Interface Type

Interchange Circuit

AA

'ti·,

•

JI
JI

It

•

I

I

•

I

I

II

JI

t

I

X

It

JI

II

JI

t

I

II
It

II
It
It

It

It

•

JI

II

I

I

I

I

II
I

I
X

I

I
II

I

I

I

t
t

t

I

It

I

JI

t

JI

II

t
II

JI

JI

Secondary Request to Send
Secondary Clear to Send
Secondary ReceiYed LineSipw Detector

JI

JI

JI

II
X

ll

ll

ll

L

M

JI

JI

- - -

•

JI

•

JI
JI

•
•

•

II
I

I

I

I

JI

JI

II

t

t
t

t
t

t

It

II
II

JI

JI

JI

JI

JI

JI

II

ll
It

JI
JI

z

x

•

II

JI

I

I

t

JI

II

It

•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•

Leaend: • • To be specified by die ■uppller
optional
1 • Additional Interchange Circuits required forSwitched Seffke
t • Additional Interchange C'ircuits required forSynchronous Channel
11 • Basic Interchange Circuits, ADSystems
FlpreS.1
Standard Interfaces For
Selected Communication Systems Conr11untions
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SECTION SIX
6. RECOMMENDATIONS AND EXPLANATORY NOTES
6.1
The data arc to be serialized by the dau terminal equipment 10 that the daian of the data
communication equipment may be independent of the character Jen1th and code Uled by the daU
terminal equipment The data communication equipment shall place no ratrictions on the amn1e
ment of the sequence of bits provided by the dau terminal equipment.
6.2
The control interch1n1e circuits at the interface point arc arran1ed to permit the alternate use
of a hiaher class of communication service u foUows:
A. Data terminal equipment desi1ned for Transmit-Only or Receive-Only service may also 111e
either Half-duplex or Duplex service.
B. Data terminal equipment desisned for Half-duplex service may also use Duplex sea-rice.
6.3
The electrical specifications arc intended to provide a tw�volt marsin in rejcctins noise
introduced either on interchanac circuits or by· a difference in reference ,round potential across the
interface. The equipment desi,ner should mainUin this marsin of safety on all lnterchan1e circuitry.

(

To avoid inducin1 voltase 11111cs on interchanse circuits, si,nals from lnterchan,e circuits
6.4
should not be used to drive inductin devices, such u relay coils. (Note that relay or switch conucu
may be used to 1enerate si,nals on an interchanse circuit, with appropriate mcasurea to aaure that
sipals so 1enerated comply with Section 2.7.)
6.S
Alphabetical parenthetical desi,nations are added to the terms used in Sections 2.3, 2.4, and
2.6 to better tie them In with the equivalent circuit of Section 2.1 and stras the point that the lSOO
picofarad capacitance (CL) is defined for the receivin1 end or the intcrchanae circuit and that the
capacitance (Co) at the drivin1 end of ttie interchanse circuit, includin1 cable, Is not defined. It Is the
responsibility of the desisner to build a· circuit capable of drivins all of the capacitance in the driver
circuitry plus the capacitance in his part of the intcrcoMcctinl cable (not specified) plus 2500 pf in
the load (includin1 the cable an the load side of the interface point).
6.6
The user is reminded that the characteriatics of an equivalent load (terminator) circuit used to
wt for compliance with each of the electrical specifications in acc:tion 2 are a function not only of the
parameter under test, but also of the tolerance limit to be teated. For example, a driver which just
delivm a minimum of S Volts into a 7,000 Ohm test load may fall the test If the load Is reduced to
3,000 Ohms, wherus, a driver with an output within the JS Volt limit when drivin1 a 3,000 Ohm load
may exceed this limit when drivins a 7,000 Ohm load. The S Volt tolerance should therefore be tested
with a 3,000 Ohm load while the 1 S Volt limit should be tested usins a 7,000 Ohm load.
The operation of the transmittin1 and receivinl circuits should minimize the effects of any
6.7
circuit time constants which would delay the circuit response and introduce time distortion of the
sipalL

�
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6.8
The tumina ON or Cin:uit CA (Request to Send) does not necessarily imply the tumina ON or
a line lisnal on the communication channel. Some data sets miah t not have a line sianal as it is
understood in thil aundud, LI- the qnaJ can be a modified ilisital bue-band sipal.
Convenely, in data sets which do transmit a "line qnal". the tumina OFF or Ciralit CA does not
necessarily command the removal or that line lianal from .the communication channel. On a duplex
channel, the data set mi&ht autonomolllly transmit a tninina siinaJ to hold AGC C"ucults or automatic
equaliien in adjustment, or to lteep timlna locked (sync:htonized) when Circuit CA is OFF.
It is not within the ac:ope or this standard to specify in detail what oc:cun on the communic:ation
channel (line) side or the data communication equipment Therefore the defmition ror Circuit CA uses
the terminolOI)' "assume the tnnsmit mode" intentionally avoidina reference to "carrier" or "line
si,nals".
However, the continued requirement for muttipoint systems is rccoaniied. Data sets intended ror this
type of operation should permit the sharina of a communication channel by more than one data set
transmitter and should, when in a non-transmit mode, place no si1nal on the communication channel
which mi&ht interfere with the transmission from another data set in the network.

N
N

(_" ...

6.9
It is important Jhat, at an answerin1 data station, Circuit CC (Dall Set Ready) be turned ON
.._
independently or any e\'ent which miaht occur at the remote (callina) data station. This independence
permits the use or the OFF to ON transition of Circuit CC to start an "abort timer" in the data
terminal equipment This timer would cause termination or an automatically answered call (by c:ausin1
Circuit CO to be turned OFF) tr other expected events such a, Circuit CF ON or proper exchan1c of
data do not occur in a predetermined lime interval. Such independence Is necessary to assure the
srartina or the abort timer when an automatic:aUy answered incomina call is the result of a wrona
number reached rrom a reaular (non data station) telephone instrument.
6.10
Althouah the method of operation for multi-line automatic: callina equipment, RS-366 (when
assi1ned) Interface Type V, has not yet been fully defined, it appears that a situation could arise
during call ori&ination where both the OCE and the ACE appear to be idle (at the interface) even
thou&h actively enpaed in esllblishin1 a connection..
One possible solution to this problem requires that circuit CC be turned ON upon completion of
dialin1 to provide continuity of si&nallina durina call ori1ination. When multiline automatic callin1
equipment is used, Circuit CC would thus tum ON earlier than specified in Section 4.4 herein. This
solution is subject to further study; however, data tenninal equipment which may, in the future, be
used in systems with multi-line automatic callina equipment should not be advenely affected by this
early "Data Set Ready" indication.

(
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SECTION SEVEN

(

7. CLOSSARY OF NEW TERMS
7.1

This section defines tenns used·in this standard which are new or IR used in a special ICIIIC.
I. Data Tnnsmiuion Channel
The transmission media and intervenin& equipment involved in the traNfer or information
between data tenninal equipments A data tnnsmission channel includes the sipal convenion
equipment A data transmission channel may support the transfer of infonnation in one.
direction only, in either direction altematcly, or in both directions simultaneously and the
channel is accordinaJy cl:issificd as defined in the following sectioN. When the ·data
communic:itions equipment has more than one speed capability associated with It, for example
1200 baud transmission in one direction and I SO baud transmission in the opposite direction,
a channel is defined for each speed capability.
2. Primary Channel
The data transmission channel havin& the hi&hest si1nalin1 rate capability of all the channels
aharin& a common interface connector. A primary channel may support the transfer of
· information in one direction only, either direction altcmately or both directions simul
taneously and is then classified as "one way only", "half duplex" or "duplex" u defined
herein.
3. Secondary Channel
The data traNmission channel havin& a lo-r 1i1nalin1 rate capability than the primary
channel in a sysacm in which two channels share a common inacrface connector . A secondary
channel may be either one way only, half duplex or duplex H defined later. Two classes or
secondary channels are defined, auxiliary and backward.
4. Auxiliary Channel
A secondary channel whose direction of transmission is independent of the primary channel
and is controlled by an appropriate sea of secondary control interchan1e circuits.
S. Backward Channel
A secondary channel whose direction of transmission is constrained to be always opposite to
that or the primary channel The direction of transmission of the backward channel is
restricted by the control intcrch1n1e circuit (Circuit CA - Request to Send) that controls the
direction of transmission of the primary channel
6. One Way Only (Unidirectional) Channel

(

A prim:iry or secondary channel capable or operation in only one direction. The direction is
fixed and cannot be reversed. The term "one way only" used to describe a primary channel
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does not imply anythin& about the type or secondary channel or the existence or a secondary
channd; limilary, the ux of the term to dacribe a 1econdary channel implies nothin& about
the type of primary channel preaenL
7. Half Duplex Channel
A primary or secondary channd capable or opentina in both directions but nol simultane
ously. The direction or tnnsmission is reversible. The term hair duplex used to describe a
primary channel dMs not imply anythin& about the type or secondary channel; similarly, the
use or the term to describe a 1eeondary channel implies nothin& about the type or primary
channel present. (Note that as a result or the de(1nitions, both directions of a half duplu
channel have the same si1nalin& rate capability.)
8. Duplex Channel (Full Duplex Channel)

(

A primary or secondary channel capable or operatin& in both directions simultaneously. The
term duplex used to describe a primary channel does not imply anythin& about the type or
secondary channel or the existence or a secondary channel; similarly, the use or the term to
describe a secondary implies nothin& about the type of primary channel present. (Note that a
full duplex channel has the same li1nalin1 rate capability in both directions. A system with
different ra�s would be considered to be a one way only primary channel in one direction and
a one way only secondary channel in the opposite direction.)
9. S ynchronous Data Transmission Channel
A data channel in which timin& information is transfened between the data terminal
equipment and the data communication equipmenL Transmitter Sipal Element Tunina siinaJs
can be provided by either the data terminal equipment or by the data communication
equipmenL Receiver Siana! Element Timin& is nonnally recovered in and provided by the Data
Communication Equipment. A synchronous data channel will not accommodate Start/Stop
data ai&nals unless they arc transmitted Isochronously and timin& aianals are interchanscd at
least at the transmittina.station.
10. Nonsynchronous Data Transmission Channel
A ·data channel in which no timin& information is transferred between the data terminal
equipment and the data communication equipmenL
11. Dedicated Line

(

A communications channel which is nonswitched, i.e., which is permanenUy connected
between two or more data stations. These communication channels are also referred to u
"leased" or "private"; however, since leased and private switched networks do exist. the term
"dedicated" is preferred herein to define a nonswitched connection between two or more
stations.
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12. lntnchanp Circuit
A circuit between the data tenninal equipment and the data communication equipment for the
purpose or cxchansin1 data, co11trol or timina sipa1a. Cin:wt AB Clianal sround) ii I common
reference for all interchan&e circuits.

13. Ori.er
L lbe electronic circuitry or relay contact at the tnnsmlttina end (source) or an
interchanae circuit which uanmuu binary disital lianals to I terminator Yia an
interconncctin1 cable.
b. lbe tnnsmitter of I binary diaital li,nal.
14. Termina1or
a. lbc electronic circuitry at the reccivin1 end (sink) or an interchanae circuit which
receiva binary dilital sianals from a driver via an intcrconnectin1 cable.
b. lbe receiver of a binary diaital sipal.
I 5. Siana! Convmion Equipment

...
N

Those portions of the data communication equipment which transfonn (e.i,, modulate, shape,
etc.) the data sipals exchanaed aero■ the interface into lianals suitable for transmmion
throuah the associated communication media or which transfonn (c.i,, demodulate, slice,
rcaenente, etc.) the received line sianals into data lipals suitable for presentation to the data
terminal equipment.

(_
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APPENDIX I
INTERFACE CONNECTOR
While no industry standard exists which derina a suitable interface connector, it should be noted that
commercial products arc available which will pcrfonn utisCactorily as electrical connecton for
interfaces specified in RS-232C, such as those coMccton meetina Military Spedfication MIL-C-24308
(MS- I 8275) or equivalent.
It is not intended that the above reference be considered as part of Rs-232C or as a standard for the
devices to which reference is made.
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Figure 1. A Two Terminal Network.
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Pl'olecllv9 Ground(Gnlund)
Signal Ground (Gnlund)
AecaMdData(Data)
Secondary R-iv.d Data(Data)
T.-nllled Data ([)ala)
Secondlry Tranlfflllled Data ([)ala)
CINI ID Send (Conlrol)
Secandlry CINr ID Send(Control)
RequNI ID Send(Control)
Secondllry RequNI to Send(ConlroQ
Data Set RNdv (Control)

DTE

Data Teminal RNdy (Conlrol)
� 0llally Datec:tor(Control)
Ring lndlclltor(Control)
Recftted Line Signal Dateclor(Control)
Secondlry R-'-1 Line Sl!,lal Datec:1or (Control)
Data Signal RIM Selecaar (DTE)(Control)
Data Slgnlll Rate Sellctar (DCE)(Control)
Tranamaer Signal Element T1mng(DCE) (Tlri,g)
Recelvw Signal Element T1mng {Timing)
Tranamlter Signal Element Tlmi'lg (DTE) (Tlmilg)
ReNIWd for Data Set TNllng
ReN1wc1 for Data Set TNllng
Unualgned

Unullgned

Figure 2. The Full RS-232-C Connection Diagram.
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Figure 3. The Full RS-232-C Interchange Circuit Configuration.
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static { (H), (U} H
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Out_Data
static { o-t>, <U } H

static { (H), (U}

Error
static null }-+
pulsed { null, error}
-i{static null

Figure 4. Block Diagram of the µSAN (Interchange_Circuit).
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Figure 5. Refinement of the µSAN (Interchange_Circuit) .
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Figure 6. Diagram of the ,iSAN (Electrical_Model) .
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Vaild Region
Im lnvaild Region

2

0

ef1 (Volts)

Statement: The power off source impedance (Ro) of the driver side
shall not be less than 300 ohms.
Comment: The applied voltage (et0>) is not greater than 2V magnitude
and Yb'> is 0V.
Reference: RS-232-C, p. 7, In +1.
Mathematical Representation:
0
(-2V � e[ > � 2V) and(v<i>=0V) - R0

�

300 0 ;

((et°>< -2V) or ( 2V < elO))) and(�>=0V) - Ro� 0 0

Figure 7. The RS-232-C Rule Governing the Source Impedance
of the µSAN (Electrical_Model) .
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Statement: The de resistance(RJ at the terminator will not be less
than 3000 ohms.
Comment: The applied voltage(�) has a magnitude not greater
than 25V.
Reference: RS-232-C, p. 6, In -14.
Mathematical Representation:
RL

c!:

3000 C, 'v' �) • 3. I v<g>1 s 25V;

RL

c!:

o C, vv<g> .3. lv�>I> 25V;

Figure 8. The RS-232-C Rule Governing the Minimum Load Resistance
of the µSAN (Electrical Model) .
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D
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!ill lnvaild Region

Statement: The de resistance (AL) at the terminator shall not be more
than 7000 ohms.
Comment: The applied voltage (v<g>) has a magnitude of 3V to 25V.
Reference: RS-232-C, p. 6, In -12.
Mathematical Representation:

onsA

L

s 1000

n, v v<g> . 3. 3V s I v<g> 1 s 2sv ;

on s AL, v v<g> . 3. 1�> 1< 3V ;
on s AL, v v<g>

.3.

1v<g> I> 2sv

Figure 9. The RS-232-C Rule Governing the Maximum Load Resistance
of the µSAN (Electrical Model) .
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Statement: The shunt capacitance (Ci.} in the terminator side of the
interchange circuit shall not exceed 2500 pf.
Comment: Applies at all times.
Reference: RS-232-C, p. 6, In -11.
Mathematical Representation:
0 pf S CL S 2500 pf =CLE [ 0, 2500]

Figure 10. The RS-232-C Rule Governing the Load Capacitance
of the µSAN (Electrical_Model) .
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Statement: The open circuit terminator voltage (e[0>) shall not exceed
2 volts In magnitude.
Comment: Applies at all times.
Reference: RS-232-C, p. 6, In -9.
Mathematical Representation:
-2 V s e[0l s 2 V = e[0> E [ -2, 2)

Figure 11. The RS-232-C Rule Governing the Load Voltage
of the µSAN (Electrical_Model) .
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PElec:tricar_Mada!Set (v0apec) =
{ (Ao, Co , RL, CL, EL) . 3.

Ro E [ 300, 00)

and

C0 + CL E [ 0, 2500 ]

and

I v<�pac I E [ 3, 25 ]
if I v<�pec I E [ 0, 3 )
if I v<� I E ( 25, 00)

� E [ 3000, 7000 ] if

and

� E [ 3000, 00)

and

RL E [ o, 00)

and

EL E [ -2, 2]

Figure 12. The Set of All Possible Parameter Arrays for (Electrical_Model).
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Figure 13. The Reduced µSAN (Electrical_Model) for Electrical Analysis.
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v<gi (volts)

Statement: The open circuit driver voltage (�l) with respect to signal
ground shall not exceed 25 volts in magnitude.
Comment: Applies at all times.
Reference: RS-232-C, p. 7, In +5.
Mathematical Representation:
-25V � v<gi � 25V = v<gl E [ -25, 25 ]

Figure 14. The RS-232-C Rule Governing the Driver Voltage
of the µSAN (Electrical_Model) .
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Statement: The maximum instantaneous rate of voltage change
(v��) shall not exceed 30 volts per microsecond.
Comment: Applies at all times.
Reference: RS-232-C, p. 7, In -8.
Mathematical Representation:
-30V/µs � v��- � 30V/µs =

v<;� E [ -30, 30]

Figure 15. The RS-232-C Rule Governing the Slope of the Driver
Interface Voltage of the µSAN (Electrical_Model) .
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Statement: The maximum instantaneous rate of voltage change
(v�) shall not exceed 30 volts per microsecond.
Comment: Applies at all times.
Reference: RS-232-C, p. 7, In -8.
Mathematical Representation:
-30V/µs s v� s 30V/µs =

v<� E [ -30, 30]

Figure 16. The RS-232-C Rule Governing the Slope of the Sensor
Interface Voltage of the µSAN (Electrical_Model) .
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Marking Condition
I I I I
-4
-6

I I
-2

I I
0

I
2

I

I
4

I
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I �
6

Statement: The signal shall be considered in the sensor marking
condition when the voltage (�) is more negative
than -3V.
Comment: Applies to data interchange circuits.
Reference: RS-232-C, p. 5, In -6.
Mathematical Representation:
Sensor Marking Condition ,
{ VXsen8or . 3.

v<x'!.n.or < -3V} = ( -

00,

-3)

Figure 17. Definition of an RS-232-C Marking Signal Condition
for Sensor Interface Voltage Values.
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Sensor
OFF
I I I I I I I I I I I I I I "
0
2
-4
4
-2
-6

v�(volts)

Statement: The signal shall be considered sensor OFF when the
voltage(v<�) is more negative than -3V.
Comment: Applies to control and timing interchange circuits.
Reference: RS-232-C, p. 6, In 5.
Mathematical Representation:
Sensor OFF,
{ Vx.n.or . 3. v<� < -3V} =( -

00,

-3)

Figure 18. Definition of an RS-232-C OFF Signal Condition
for Sensor Interface Voltage Values.
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Sensor
Spacing Condition
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Statement: The signal shall be considered In the sensor spacing
condition when the voltage (v<�) is more positive
than 3V.
Comment: Applies to data interchange circuits.
Reference: RS-232-C, p. �. In -4.
Mathematical Representation
Sensor Spacing Condition ,
{ Vx.n.or . ).

y(� > 3V } = ( 3, oo )

Figure 19. Definition of an RS-232-C Spacing Signal Condition
for Sensor Interface Voltage Values.

90

◄ I
�

I

I
4

I

I I
�

I I
0

I I
2

Sensor
ON

I I
4

I I
6

v<�(volts)

Statement: The signal shall be considered sensor ON when the
voltage(v<�) is more positive than 3V.
Comment: Applies to control and timing interchange circuits.
Reference: RS-232-C, p. 6, In +3.
Mathematical Representation:
Sensor ON,
{ VXNnaor • ).

v<°xl.n.or > 3V } = ( 3, oo)

Figure 20. Definition of an RS-232-C ON Signal Condition
for Sensor Interface Voltage Values.
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Statement: The signal shall be considered in the sensor transition
region when the voltage (v:!-o,) is between -3V and 3V.
Comment: Applies to data, control, and timing interchange circuits.
Reference: RS-232-C, p. 5, In -2.
Mathematical Representation:
Sensor Transition Region ,
{vXMnaor .3. -3V < �� < 3V} = (-3, 3 )

Figure 21. The RS-232-C Definition of the Sensor Interface Voltage
Transition Region.
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Driver
Marking Condition
I I ) I I I I
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6

v°J._ (volts)

Statement: The signal shall be considered in the driver marking
condition when the voltage (v°J.,.) is more negative
than -5V.
Comment: Applies to data interchange circuits.
Reference: RS-232-C, p. 5, In -6 and p. 23, In + 12.
Mathematical Representation:
Driver Marking Condition ,
{ vXdrlYer . ,. v°J.w.. < -5V } = ( -oo, -5 )

Figure 22. Definition of an RS-232-C Marking Signal Condition
for Driver Interface Voltage Values.
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Driver
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�
4
�
0
2
4
6

Statement: The signal shall be considered driver OFF when the
voltage (YL) is more negative than -SV.
Comment: Applies to control and timing interchange circuits.
Reference: RS-232-C, p. 6, In +5 and p. 23, In + 12.
Mathematical Representation:
Driver OFF

ti

{ VXdrlver . 3.

v:�. < -SV} = ( -

00,

-5)

Figure 23. Definition of an RS-232-C OFF Signal Condition
for Driver Interface Voltage Values.
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Driver
Spacing Condition
4 I I I I I I I I I I I I I I
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0
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6
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Statement: The signal shall be considered in the driver spacing
condition when the voltage (v<�) is more positive
than 5V.
Comment: Applies to data interchange circuits.
Reference: RS-232-C, p. 5, In -4 and p. 23, In +12.
Mathematical Representation:
Driver Spacing Condition ,
{ vxmtYer . 1. v<:l..,_ > 5V} = ( 5, 00)

Figure 24. Definition of an RS-232-C Spacing Signal Condition
for Driver Interface Voltage Values.
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I ( I l
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4

v<�{volts)

Statement: The signal shall be considered driver ON when the voltage
(v<:lw) is more positive than 5V.
Comment: Applies to control and timing interchange circuits.
Reference: RS-232-C, p. 6, In +3 and p. 23, In + 12.
Mathematical Representation:
Driver ON,
{ v><mMr • ). v<:liv., > 5V} = { 5, oo)

Figure 25. Definition of an RS-232-C ON Signal Condition
for Driver Interface Voltage Values.
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Driver
Transition Region
.. I I I I I I I I I I I ' I .,
�
4
�
0
2
4
6

vL, (volts)

Statement: The signal shall be considered In the driver transition
region when the voltage (v:li-) is between -5V and 5V.
Comment: Applies to data, control, and timing interchange circuits.
Reference: RS-232-C, p. 5, In -2 and p. 23, In +12.
Mathematical Representation:
Driver Transition Region ,
{ v Xlanlor . 3. -5V < y<� < 5V} = { -5, 5 )

Figure 26. The RS-232-C Definition of the Driver Interface Voltage
Transition Region.
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GT(t,

TI,

Set of all times greater than t, given a set of times T=
{ t'. 3. t' > t and t' ET}

Figure 27. The Set Operation Definition for GT(t, T).
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Tpdent• , Set of all positive driver enter times of Vxdrivs • =
{ t . 3. v<:lw.r(t) = -5V and

3 6 > 0 . 3. 'v t'' t-6 < t' < t,
vL(t') < -5V}
Tpdaxl

,

Set of all positive driver exit times of vXdlMr · =

{ t. 3. v<:�riwr(t) = 5V and
3 6 > 0. 3. 'v t', t < t' < t+6,
vL(t') > 5V}

Figure 28. The Definition of the Set of RS-232-C Positive Driver Enter
and Exit Times for Vxdrivcr • •
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Set of all positive sensor enter times of vXaenlor · =

{t . 3. vL(t) = -3Vand
3 6 >0. 3. Vt', t-6 < t' < t,
vL(t') < -3V}
Tpaexit A Set of all positive sensor exit times of Vx.enaor • =
{t .3. vL(t) = 3Vand
3 6 > 0. 3. Vt', t < t' < t+o,
vL(t')>3V}

Figure 29. The Definition of the Set of RS-232-C Positive Sensor Enter
and Exit Times for Vx- •
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0

-----------;---.--C---�-----

---------

-5

. -----

-10--------------�----,----�

-t

l\.mer•

Time

\xt.xtt] is a positive driver transition domain of vXdriver ·

lff �er E Tpc11n. and
\xt.xtt = MIN[ GT(�. Tpdexil)] and
'v t

E

[�er• \xt.xtt],

-SV � v;lw_(t) � SV

Figure 30. The Definition an RS-232-C Positive Driver
Transition Domain for Vxmmr •
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Positive Sensor
Transition Domain

j

3

-------------------------

0

-----------

-�---�- - -.- - - - - .

-3

-6----�--------�---------�
-t

Time
l\,.an1er•

\_at] is a positive sensor transition domain of vXaenaor ·

lff \_mer E Tpaen1er and
\-a= MIN[ GT(\-,..,, Tpeen)] and
\;/ t E [\,.em.,, \,.-],
-3V s v�ensor(t) s 3V

Figure 31. The Definition an RS-232-C Positive Sensor
Transition Domain for v:x- • .
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Set of all negative driver enter times of vXdriver · =

{ t. 3. v<�IMll'(t) = 5V and
3 6 > 0. 3. 'v' t', t-6 < t' < t,
v<�(t') > 5V }
Tndexit

,

Set of all negative driver exit times of Vxdriver • =

{ t. 3. v<:lw.(t) = -SV and
3 6 > 0 • 3. 'v' t' t < t' < t+o,
I

v<�(t') < -SV }

Figure 32. The Definition of the Set of RS-232-C Negative Driver Enter
and Exit Times for Vxdriver • •

103

6

-------------------------

3

---

-3

--------

------

------

------'
'
'
'
'
'

'
'
'
.

'
'
'
'
'

'
'
'

'
'
'
'
'
'
'
'
'
'
'

.

'

'

'
'
'
'
'
'
'
'
'
'
'

'

'

.

'

-6-+------T"-----,------,..-----,.-----.---,-------,

Time�
Tnaenter

"

t-r.2

•••

Set of all negative sensor enter times of vXaensor · =

{t . 3. vL(t) =3Vand
3 c.5 > 0 • 3. ';ft' t-c.5 < t' < t,
I

vL(t') >3V}
Tnsm " Set of all negative sensor exit times of Vx.ensor • =
{t .3. vL(t) =-3Vand
3 c.5 > 0 .3. ';ft', t < t' < t+o,
vL(t') < -3V }

Figure 33. The Definition of the Set of RS-232-C Negative Sensor Enter
and Exit Times for Vx- • .
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Negative Driver
Transition Domain

5

0

-5

------------- -----------------------------

-10-+--------------�---------�
t,...
-t

Time

[�.,. �] is a negative driver transition domain of Vxc!ri>.w •

lff �- E Tnc1en1er and

� = MIN[ GT{�•• Tnduil)] and
\;/ t € [�.,. �].
-SV

:!.

i:l-{t)

:!.

SV

Figure 34. The Definition an RS-232-C Negative Driver
Transition Domain for Vxdriver • •
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Negative Sensor
Transition Domain
3

.

------------- ------,-----

0

-------------------

-3

-6-+------.-----.....----.....-------------,
-t

Time

[t,_.., , t,..] is a negative sensor transition domain of Vx.-or •
lff � E Tnaenler and
� = MIN[GT(t,_..,, Tnsex1)1 and
v' t E [tn..,...,, �],
-3V � vL(t) !. 3V

Figure 35. The Definition an RS-232-C Negative Sensor
Transition Domain for Vx- • •
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Tdtransdomain(vXdriver ·) '
Set of all driver transition domains of vXdnver · =
{ [t_., U . 3. [�it • t,-111111] is a positive driver
transition domain

or
[t_.1 , �nail is a negative driver
transition domain }

Figure 36. The Definition of the Set of All RS-232-C Driver
Transition Domains for Vxdriwr • •
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Tatranadomam{vXsensor ·) "
Set of all sensor transition domains of v>Csenaor · =
{ [t_., U

. 3. [t_., W is a positive sensor

transition domain

or
[t.,., U is a negative sensor
transition domain}

Figure 37. The Definition of the Set of All RS-232-C Sensor
Transition Domains for Vx- • .
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Let x = [x<0l , x<1 l , x<2l , ... ] be a simple germ,
Dir(x) �
+ (positive)

lff
3 m E N . 3. x<ml > 0 and
V n = [1 .. m-1], x<nl = O;

- (negative) lff
3 m E N . 3. x<ml < 0 and
V n = [1 .. m-1], x<n> = O;

o (zero)

lff
VmEN,
x<m) = 0

Figure 38. The Direction Operation Definition for a Germ.
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Statement: The time required for the signal (v>Cdrivw ·) to pass
through the transition region shall not exceed
one millisecond.
Comment: For all control interchange circuits.
Reference: RS-232-C, p. 7, In -13.
Mathematical Representation
Given [t_., t,..] ETdlralsdom..,(vXdm,w · ),
lenght([t.vi, U) � 1 ms

Figure 39. The RS-232-C Driver Transition Domain Slew Rate Rule
for Control Interchange Circuits.
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Statement: The time required for the signal (vXsenaor ·) to
pass through the transition region shall not
exceed one millisecond.
Comment: For all control interchange circuits.
Reference: RS-232-C, p. 7, In -13.
Mathematical Representation

Given [�it, trna1J E T,transdomain(vXaenaor ·),
lenght([�, t,...]) � 1 ms

Figure 40. The RS-232-C Sensor Transition Domain Slew Rate Rule
for Control Interchange Circuits.

111

10

------------------------..
..
...
...
..
.
'

..
.
..
..
o

5

...
.
..

..
.
...
.

'

•

'

'

.
..
.
.

.
..
.
..

I

o

'

l
-5

...

-10....p,e:==----------------------t
t...,,

Time �

�

Statement: The time required for the signal (vXdnver ·) to pass
through the transition region shall not exceed
one millisecond or 4% of the period (T) of a
signal element, whichev er is less.
Comment: For all data and timing interchange circuits. ·
Reference: RS-232-C, p. 7, In -11.
Mathematical Representation
Given [t.m, \ina11 ETc11ransdomain(vxdnver ·),
lenght([\m, �na11) s min[1 ms, 0.04 T]

Figure 41. The RS-232-C Driver Transition Domain Slew Rate Rule
for Data and Timing Interchange Circuits.
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t...,, Time t;,c
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Statement: The time required for the signal (vXsensor ·) to
pass through the transition region shall not
exceed one millisecond or 4% of the period (T)
of a signal element, whichever is less.
Comment: For all data and timing interchange circuits.
Reference: RS-232-C, p. 7, In -11.
Mathematical Representation
Given [\,., U ET11ransc1omail(vXsensor ·),
lenght([\nt, U) � min[1 ms, 0.04 T]

Figure 42. The RS-232-C Sensor Transition Domain Slew Rate Rule
for Data and Timing Interchange Circuits.
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Dir(v�)

•

+

0

+

Driver
Transition
Domain

•

0

o Valid Point
• Invalid Point

Statement: There shall be no reversal of the direction of voltage
change while the signal (Vxc11ver·) is in the transition region.
Comment: Applies when vXdriY• · is in the transition region.
Reference: RS-232-C, p. 7, In -15.
Mathematical Representation:
Given [tnn, U E TcllMldomlln(Vxc11ver·),
if [�n, �mil is a positive driver transition domain
then. 'r/ t E [tnn, U, Dir(vXdrMlr(t)) E { +, 0 };
if [t.nn, U is a negative driver transition domain
then 'r/ t

E

[ti.in, t..i], Dir(vXdrMlr(t))

E { -,

O };

Figure 43. The RS-232-C Driver Transition Domain Direction Rule.
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Dir(vx-or)

•

+

0

+

Sensor
Transition
Domain

•

0

o Valid Point
• Invalid Point

Statement: There shall be no reversal of the direction of voltage
change while the signal (vXlenaor ·) is in the transition region.
Comment: Applies when vXMnsor · is in the transition region.
Reference: RS-232-C, p. 7, In -15.
Mathematical Representation:
Given [tn11, U ETllranldomul(vx..i,or),

if [�. U is a positive sensor transition domain
then Vt E [�.

if ftn11,

U, Dir(vXMnsor(t)) E { +, O };

U is a negative sensor transition domain

then Vt E [�. U, Dir(vXleslor(t)) E { -, 0 };

Figure 44. The RS-232-C Sensor Transition Domain Direction Rule.

115

VM· a The Set of All Preliminary Driver Interface Voltage Time Functions=
VxdlltpedMMI· & ( V�·• & V'Mlt(JeePoe·• & VXt111Jpe6l�·• & V�·• )* & Vx.«E•·
• 3.

V�·= { (t E( -, t_. + R• ); v� H vXdlpecl.owtl,..)
• 3.

v' t E ( t_., tn,_, ],
��(t) E( -00, -5 )

and

��(t) E[ -30, 30]

and

�..-(U = �(t....)

and

�(t_.) E[ -30, 30] }
V�· = { (t E( -, t. + R• ]; vXdlpect.,._111 H vXdlpecHlgl\ftr,..)
• 3.

Vt E ( t_., �..... ],
�(t) E(S, 00)

and

�_,.,.(I) E[ -30, 30]

and

��,.(U = ��(U

and

'Ji1J,�,clllglllli..i(ti..J E[ -30, 30]

Figure 45. The Set of Preliminary Driver Interface Voltage
Time Functions (Part 1 of 2).
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v�,,. • = < (t E c -, t.. + R· J; v

Xdepec:Poainil

• 3.

H vXdlpecPOlfinal)

Vt E ( \.,., fi..i),

��Olinil(t) E [ -5, 5]

and

�POlillit(t) E [ 0, 30]

and

�POlinit(\..,) = �Po.r..,(\vi.,)

and

�Pallina1(fi..1) E [ 0, 30] }
VXdlpec:Nag . = { (t

E ( -,
• 3.

t.. + R+]; V

XdlpecNeginil

HV

Xdapec:Negfinal )

Vt E ( \.,., t,.11111, ],

�eginll(t) E [ -5, 5]

and

�aginil(t) E [ -30, 0]

and

��aginil(\ina1) = �e;tina1(ti..i)

and

��agma1(fi..1) E [ -30, 0]
VXdlpec:Slart• = { ( ( ( ( VXdapec:Poa•• U A·) & VXdlpecHv, ••)

}

U

A•) & VXdlpec:Nag ••)

Figure 45. The Set of Preliminary Driver Interface Voltage
Time Functions (Part 2 of 2).
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VXdapec:Set·

ll

The Set of All Valid Driver Interface Voltage Time Functions
and
max(length(Tdtranadoma1n(Vxc11pec ·) ) ) � 1 ms
for control interchange circuits

and

max(length(Tc11ranec1ama1n(VXdapec: ·) ) ) � min[ 1 ms, .04T ]
for data and timing interchange circuits}

Figure 46. The Set of Valid Driver Interface Voltage Time Functions.
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Figure 47. An Example of a Valid Driver Interface Voltage Time Function.
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Vo.s-cSet· 11 The Set of All Preliminary Driver Voltages
= { Vo.pec • • 3.
Vt, v<�(t) E [ -25, 25]}

Figure 48. The Set of Preliminary Driver Voltage Time Functions.
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V0epacNonAd· .:. The Non Adaptive Set of Valid Driver Voltages
= { v01pecNonAd·. 3.
Vo.pecNonAd· E Vo.pecSet· and
'v PElec:tricar_Modll E PEleclrical_ModllSet (v0apec:NonAd),
vXctapec ( PE1ectrica1_Moc1a1• V0epacNonAd·) E V:x11epec:Set·}

Figure 49. The Set of Valid Non-Adaptive Driver Voltage Time Functions.
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PElectrical_ModalSetAD (Vo.P9C(t_), (vam..(t1 ), VXcmaa(t 1 )), ... ,(vam..(tJ, vXdm_(tJ))
, Adaptive Set of Parameter Arrays
Based on K Measurements of vOiMu and v�
= { (Ro, Co, F\, CL, EL) • 3.

(Ro, Co, f\, CL, EL) E PElectrical_ModalSet (v0ell9C(t_ )) n
K

( n PE1ectncar.Jo1ode1Set(v01Mu(\)))
K

i"f

1

1-1

and

Vo-(\) = Ro Cr d/dt vXdrMa.(\)
+ (1 + RJF\ ) Vx=-(\)
- (RJF\) El

}

Figure 50. The Set of Adaptive Parameter Arrays for (Electrical_Model).
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(V0_Controller) is a non-deterministic continuous state machine.
The states of (V0_Controller) are

s

= [ [ -25, 25

l, - , - , • · · l K [ [ -25, 25 l, - , - , · · · l

The input signals of (V0_Controller) are
Xl alias In_Data : static { (H) , (L) } ]-t[ static { (H) , (L) }
X2 alias VXdapec : [ -, [-30, 30 ], -, -, • • •] K
[ -, [-30, 30 ], -, -, • • •]
The output signals of (V0_Controller) are
Zl alias V01pcc : [ [-25, 25 ], -, -, • • •] K
[ [-25, 25 ], -, -, • • •]
Z2 alias Busy : static {B, NB} ]-t[ static {B, NB}
Z3 alias Error : static null }-. pulsed { null, error } � static null
The behavior set of (VO Controller) is
�oaAd •

= { ( - , - ), ( V01pcc •, - , - )

.3.

v01pcc • E Va.ccNonAd • }

Figure 51. The µSAN Specification for a Non-Adaptive (V0_Controller) .
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(V0_Controller) is a non-deterministic continuous state machine.
The states of (V0_Controller) are
s = [ [ -25, 25

1, - , - , • • • 1 K l [ -25, 25 ], -, -, • • • 1

The input signals of (V0_Controller) are
Xl alias In_Data : static { (H) , (L) }

K static ((H) ,

(L) }

X2 alias Vx.,: : [ -, [ -30, 30 ], -, -, • • ·] K
[ -, [ -30, 30 ], -, -, • • • ]
The output signals of (V0_Controller) are
Zl alias Vo.,.c : [ [ -25, 25 ], -, -, • • ·] K
[ [ -25, 25 ], -, -, • • • ]
Z2 alias Busy: static {B, NB}

H static {B, NB}

Z3 alias Error : static null }+ pulsed { null, error } � static null
The behavior set of (V0_Controller) is
BM• = { ( -, vx.,:• ), (vo.,.cAd•, -, - )

.:1.

vo.,.cAd• E Vo.,.cSet•
and
V PBlolriml_Molltl E P111ectm1_,.._.setAd(vo.,.cAd,
(vo-(t 1 ), V:,c.i-(t1 )), ...,
(vo-(tic), Vx.i-(tJ))

and

Vi=l ... K,

Figure 52. The µSAN Specification for an Adaptive (V0_Controller) .
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Driver Interface Voltage
t := - 6 .. 6
vxdriver( t) .- ( .4·t) 3 - .4•t 2 + . 2·t + 10

vxdriver( t )

0
-20 ..___..___...___...___...___.._____.
-2
0
2
4
6
-6
-4
t

Driver Voltage
Ct := 500· 10- 12

RI .- 4000
El .- 1

Ro := 1000

dt vxd.river( t)

vo( t) .- Ro· Ct· d

VO(

t)

+

RI + Ro
Ro· El
.
· vxdriver ( t ) + �
RI

0

-2 0

-40 -----------------------------6

-4

-2

0

t

2

Figure 53. An Example Behavior of (V0_Controller).
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(Vx_Sensor)

is a finite state machine (FSM).

The states of (Vx_Sensor) are

s = static { (H) ,

(L)}

K static { (H) ,

(L)}

The input signal of (Vx_Sensor) is
Xl alias Vx..,c: cont Real ]-e[ cont Real
The output signal of (Vx_Sensor) is
Zl alias Out_Data: static { (H), (L)} ]-e[ static { (H), (L)}
The next state functions of (Vx_Sensor) are
FNS: CS x Vx..,c - NS

where CS =
(1)

if (cs

=

if (cs

=

= { static

static (L) ) and (vL

then ns
(2)

NS

=

3) and (Dir(vx..,c )

=

-3) and (Dir(vxupec )

=

+ )

= static (H)

static (H) ) and (vf>.

then ns

(H) , static (L)}

=- )

= static (L)

For all (state, input) combinations not show there is no state transition.
The output signal function of (Vx_Sensor) is
FOUT:

cs-z1

FOUT(cs) � Zl

=

cs

Figure 54. The µSAN Specification of (Vx_Sensor).
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x1(t)

VXNpec Input Signal

3V
I
I

- ----------�------------

�v

------------

Tme

Out_Data Output Signal
Z1(t)

.

Q-1) -

(L)

.

-+-----------1:
I

Tme

Figure 55. An Example Behavior of (Vx_Sensor).
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